R&D Engineering, Sr Staff Engineer - Totem-SC

Search Jobs Find Jobs For Where? Search Jobs R&D Engineering, Sr Staff Engineer - Totem-SC Zhubei, Taiwan, Taiwan Engineering Employee Apply Save Job Share • Email • LinkedIn • X • Facebook Jump to • Overview • Job Description • Benefits • Culture • How We Hire Overview Synopsys software engineers are key enablers in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification and manufacturing. They work on assignments like designing, developing, and troubleshooting software, leveraging the state-of-the-art technologies like AI/ML, GenAI and Cloud. Their critical contributions enable world-wide EDA designers to extend the frontiers of semiconductors and chip development. Play Video Job Description Date posted 05/27/2026 Category Engineering Hire Type Employee Job ID 17586 Remote Eligible No Date Posted 05/27/2026 We AreSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.You AreYou have spent years building software that solves real physics problems, not just abstract algorithms. The kind of work where a performance bottleneck in your code means someone downstream misses tapeout, and you have learned to think three steps ahead because of it. You know the difference between code that compiles and code that scales across distributed systems analyzing billion-transistor designs, and you care deeply about that difference.You are comfortable moving between gate-level circuit behavior and C++ memory optimization without losing sight of what the end user actually needs: accurate power analysis that finishes before the deadline. When you see a bottleneck, you do not just file a ticket, you dig into the profiler, identify the hot path, and fix it. You have worked on codebases large enough that no one person understands the whole thing, and you have learned how to navigate that without creating technical debt for the next engineer.You ask the right questions when requirements are thin. You push back when a feature request ignores runtime reality. At Synopsys, you will work on tools that define power integrity and reliability signoff for the most advanced semiconductor nodes shipping today.What You'll Be Doing • Design, develop, and optimize core algorithms for the Totem product line, focusing on power noise integrity, electromigration, thermal analysis, and electrostatic discharge modeling for advanced nodes including 3DIC, FinFET, and GAA architectures • Build and maintain high-performance C++ code that handles parasitic extraction, transistor-level simulation, and gate-level power analysis across distributed processing environments • Diagnose and resolve complex software defects in large-scale commercial codebases, ensuring correctness, scalability, and maintainability under tight delivery schedules • Optimize tool runtime and memory capacity for designs with billions of transistors, using profiling, parallel processing techniques, and algorithmic improvements • Create unit, regression, and system-level tests that validate new features and changes across the full product stack • Collaborate with technical leads, product management, and field engineers to refine solutions based on customer design challenges at 3nm and beyond • Explore and integrate machine learning and AI techniques to improve accuracy, performance, and predictive capabilities in EDA workflowsThe Impact You Will Have • Your code will directly enable signoff accuracy for power and reliability analysis on the most complex ICs shipping in smartphones, data centers, and AI accelerators • Performance improvements you deliver will reduce analysis runtime by hours or days, helping customers meet aggressive tapeout schedules • The algorithms you build will help semiconductor companies navigate the physics challenges of sub-3nm nodes, FinFET, GAA, and 3DIC stacking • Your optimization work will expand the capacity of Totem tools, allowing analysis of larger designs without requiring customers to partition or compromise accuracy • Test frameworks you create will catch regressions before they reach customers, protecting product quality and customer trust • Your collaboration with field teams will translate real-world design pain points into software improvements that matter • Machine learning techniques you integrate will position Synopsys tools at the leading edge of AI-driven semiconductor analysisWhat You'll Need • Bachelor's degree in Electrical Engineering, Computer Science, or related field with 5+ years of experience, or Master's degree in the same fields • 3+ years of professional experience writing production C or C++ code with deep understanding of memory management, performance optimization, and language fundamentals • Working knowledge of Linux operating systems, including development, debugging, and deployment in Linux environments • Strong foundation in data structures, algorithms, and parallel processing techniques applied to large-scale computational problems • Solid understanding of electronic design at gate level or transistor level, including familiarity with circuit behavior, timing, and power concepts • Experience with Python for scripting, automation, or tool integration is a strong plus • Background in parasitic extraction, transistor-level simulation, gate-level power analysis, IC physical design, or machine learning applications in EDA is a differentiatorWho You Are • You can explain a complex performance tradeoff to a technical lead in two sentences without losing the technical nuance, then turn around and document it clearly for the engineer who maintains it next year • You do not wait for perfect specifications to start coding, you clarify what is firm, identify what is flexible, and make progress while keeping stakeholders aligned • When a customer-reported bug lands in your queue with incomplete reproduction steps, you treat it like a puzzle worth solving, not an annoyance, and you work backward until you find the root cause • You know when to optimize and when to ship, and you can articulate why a 10% runtime improvement matters more in one context than another • You are comfortable reviewing someone else's code and offering constructive feedback that makes the codebase better without making the author defensive • You stay current on advances in semiconductor technology and EDA techniques because you are genuinely curious about how the industry is evolving, not because it is requiredThe Team You'll Be Part OfYou will join the R&D team responsible for the Totem product line, which delivers signoff-accurate power noise integrity and reliability analysis for advanced semiconductor nodes. This team works on some of the hardest computational and physics problems in EDA, building tools that handle 3DIC, FinFET, GAA, and stacked-die architectures for customers pushing the limits of Moore's Law. The team is global, collaborative, and deeply technical, with engineers who have spent years in this problem space and care about getting the physics right.Rewards and BenefitsWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process. At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability. Apply Save Job test Share • Email • LinkedIn • X • Facebook Benefits At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves. Visit Benefits Page • Health & Wellness Comprehensive medical and healthcare plans that work for you and your family. • Time Away In addition to company holidays, we have ETO and FTO Programs. • Family Support Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more. • ESPP Purchase Synopsys common stock at a 15% discount, with a 24 month look-back. • Retirement Plans Save for your future with our retirement plans that vary by region and country. • Compensation Competitive salaries. ** Benefits vary by country and region - check with your recruiter to confirm Get an idea of what your daily routine around the office can be like Explore Zhubei View Map Hiring Journey at Synopsys Apply As an applicant your resume, skills, and experience are being reviewed for consideration. Phone Screen Once your resume has been selected a recruiter and/or hiring manager will reach out to learn more about you and share more about the role. Interview You will be invited to meet with the hiring team to measure your qualifications for the role. Our interviews are held either in person or via Zoom. Offer Congratulations! When you have been selected for the role, your recruiter will reach out to make you a verbal offer (a written offer will follow your conversation), and we hope you accept! Onboarding There will be some steps you need to take before you start to ensure a smooth first day, including new hire documentation. Welcome! Once you’ve joined, your manager, team, and a peer buddy will help you get acclimated. Over the next few weeks, you’ll be invited to join activities and training to help you ramp up for a successful future at Synopsys! BROWSE JOBS Find the open role that’s right for you Similar Jobs • Architect, Applications Engineering • Technical Product Management Architect – HAV AI Platform Strategy Sunnyvale, California • Validation / Verification Engineer, Sr Staff -18261 Nepean, Canada • PCIe System Architect/ Principal Engineer-18290 Sunnyvale, California Recently Viewed Jobs View all job opportunities here Saved Jobs View all job opportunities here View All Jobs Awards We're proud to receive several recognitions