ASIC Digital Design, Staff Engineer
Yerevan, ArmeniaRTL / HDLVerificationPhysical designSoC / ASICPosted Aug 11, 2026via html-list
Search Jobs
Find Jobs For
Where?
Search Jobs
ASIC Digital Design, Staff Engineer
Yerevan, Yerevan, Armenia
Engineering
Employee
Apply Save Job
Share
• Email
• LinkedIn
• X
• Facebook
Jump to
• Overview
• Job Description
• Benefits
• Culture
• How We Hire
Overview
Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
Play Video
Job Description
Date posted 06/08/2026
Category Engineering
Hire Type Employee
Job ID 17693
Remote Eligible No
Date Posted 06/08/2026
We AreSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.You AreYou have spent years in the trenches of digital design where the difference between RTL that synthesizes cleanly and RTL that becomes someone else's nightmare is a decision you made on Tuesday. You know that writing Verilog is the easy part. The hard part is writing Verilog that closes timing, passes CDC without waivers, and does not make the implementation team want to rewrite your entire block.You think about synthesis while you write RTL. Timing arcs are not abstract concepts, they are the reason you structured that state machine the way you did. When a design review surfaces a potential CDC issue, you are already three steps ahead, sketching the synchronizer and thinking through the corner cases. At Synopsys, you will work on real IP that ships in real products.What You'll Be Doing
• Design and implement RTL for digital blocks and subsystems in Verilog/SystemVerilog.
• Refine micro-architecture with focus on synthesizability, timing, testability, area, and power tradeoffs.
• Drive synthesis and front-end implementation activities.
• Support CDC/RDC/Lint signoff readiness and collaborate on design-quality closure.
• Work with implementation teams on STA fundamentals, timing constraints, and timing arc understanding.
• Collaborate with verification teams on functional debug, test planning, assertions, and coverage.
• Support debug and issue resolution using Verdi or similar debug tools.
• Participate in design reviews and help resolve integration and interoperability issues across product lines.
• Develop automation scripts for design, debug, reporting, and productivity.The Impact You Will Have
• Your RTL will directly influence the quality and time-to-market of Synopsys IP used by semiconductor companies worldwide
• You will reduce iteration cycles between front-end and back-end teams by delivering synthesis-ready, timing-aware designs
• Your collaboration will catch issues earlier, reducing costly respins and late-stage fixes
• The automation you build will improve design productivity across multiple product lines
• Your attention to CDC/RDC/Lint readiness will strengthen product quality and reduce signoff riskWhat You'll Need
• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
• 4+ years of experience in digital design and/or RTL development.
• Practical knowledge of Verilog/SystemVerilog.
• Practical understanding of the ASIC design flow.
• Strong background in synthesis, front-end implementation, and design-for-closure methodology.
• Practical understanding of STA, timing constraints, and timing arcs.
• Experience with CDC/RDC/Lint concepts and signoff-ready design practices.
• Ability to collaborate effectively with verification, implementation, and validation teams.
• Scripting experience in Python, Tcl, Perl, or Shell.
• Strong communication and cross-team collaboration skills.Nice to Have
• Experience with PCIe, USB, or UCIe-based designs.
• Experience with Verdi or other waveform/debug tools.
• Exposure to UVM or formal verification concepts.
• Experience with interface IP or protocol bring-up.
• Prior experience in a global product engineering environment.Who You Are
• You can sit in a design review, absorb feedback from three different teams, and walk out with a clear plan
• You do not wait for perfect specs, you work with what you have and ask the right questions
• You can explain a timing closure issue to an implementation engineer and a CDC violation to a verification engineer in the same afternoon
• You are comfortable debugging a waveform in Verdi to find the one-cycle glitch that breaks the protocol handshake
• You write scripts because running the same check manually 47 times is not how you want to spend your weekThe Team You'll Be Part OfYour recruiter will share more about the team structure and mission during the interview process.Rewards and BenefitsWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
Apply
Save Job test
Share
• Email
• LinkedIn
• X
• Facebook
Benefits
At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
Visit Benefits Page
• Health & Wellness
Comprehensive medical and healthcare plans that work for you and your family.
• Time Away
In addition to company holidays, we have ETO and FTO Programs.
• Family Support
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
• ESPP
Purchase Synopsys common stock at a 15% discount, with a 24 month look-back.
• Retirement Plans
Save for your future with our retirement plans that vary by region and country.
• Compensation
Competitive salaries.
** Benefits vary by country and region - check with your recruiter to confirm
Get an idea of what your daily routine around the office can be like
Explore Yerevan
View Map
Hiring Journey at Synopsys
Apply
When you apply to join us, your resume, skills, and experience are first reviewed for consideration.
Phone Screen
Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you, share more about the role, and answer any questions you might have.
Interview
Next up is interviewing (in person or virtual). You’ll be invited to meet with members of the hiring team to discuss your skills and experience, and what you’re looking for in your next role.
Offer
Congratulations! When you have been selected for the role, your recruiter will reach out to make you a verbal offer (a written offer will follow your conversation), and we hope you accept!
Onboarding
There will be some steps you need to take before you start to ensure a smooth first day, including new hire documentation.
Welcome!
Once you’ve joined, your manager, team, and a peer buddy will help you get acclimated. Over the next few weeks, you’ll be invited to join activities and training to help you ramp up for a successful future at Synopsys!
BROWSE JOBS
Find the open role that’s
right for you
Similar Jobs
• Validation / Verification Engineer, Sr Staff -18261
Nepean, Canada
• PCIe System Architect/ Principal Engineer-18290
Sunnyvale, California
• ASIC Digital Design, Staff Engineer
Bengaluru, India
• Data Center Site Reliability Engineer
Canonsburg, Pennsylvania
Recently Viewed Jobs
View all job opportunities here
Saved Jobs
View all job opportunities here
View All Jobs
Awards
We're proud to receive several
recognitions
Source URL: https://careers.synopsys.com/job/yerevan/asic-digital-design-staff-engineer/44408/96215645408