ASIC Physical Design, Staff Engineer - 18116

Search Jobs Find Jobs For Where? Search Jobs ASIC Physical Design, Staff Engineer - 18116 Ho Chi Minh City, Ho Chi Minh, Vietnam Engineering Employee Apply Save Job Share • Email • LinkedIn • X • Facebook Jump to • Overview • Job Description • Benefits • Culture • How We Hire Overview Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries. Play Video Job Description Date posted 07/09/2026 Category Engineering Hire Type Employee Job ID 18116 Remote Eligible No Date Posted 07/09/2026 Alternate Job Titles • Staff ASIC Physical Design Engineer • Staff Physical Implementation Engineer • Staff SoC Physical Design EngineerWe AreSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.You AreYou take pride in solving the toughest physical design problems, the kind where advanced nodes, tight margins, and complex IP all collide at once. You are the one who spots timing issues three weeks before they become fire drills and who automates flows so the team can actually sleep before tape-out. When a tool throws a curveball, you debug it, document what you learned, and share the fix. You like working across teams because you know every floorplan decision echoes through architecture, RTL, and circuits. If a macro placement looks clean on paper but causes IR drop issues two months later, you are the engineer who caught it early. You do not just want your work to close timing. You want it to ship, to matter, and to raise the bar for everyone who touches the design after you. At Synopsys, you will own the path from RTL to GDS and build IP that powers the next generation of semiconductor innovation.What You'll Be Doing • Own and optimize the RTL-to-GDSII flow for UCIE IP, including floorplanning, place and route, timing closure, and signoff using PrimeTime, IC Compiler II, ICV, and RedHawk • Integrate covercells, macros, and third-party IP blocks, ensuring clean abutment, proper power planning, and passing all QA checks • Automate tool flows using Tcl and Python, debug complex physical design issues, and document best practices for reuse • Collaborate with architecture, RTL, and circuit teams on test chip development, translating design intent into physical reality • Prepare tape-out views, generate final documentation, and manage foundry design rule checklists through signoffThe Impact You Will Have • Deliver high-quality, high-performance UCIE IP that meets aggressive power, performance, and area goals on advanced process nodes • Eliminate late-stage surprises through robust flows and early issue detection that prevent costly respins • Save your team hundreds of hours by automating repeatable tasks and sharing solutions that scale across projects • Enable smooth integration for SoC teams who depend on your IP working correctly the first time • Raise technical standards across multiple tape-outs, setting the example for what great physical design looks likeWhat You'll Need • 5+ years of hands-on experience in block-level physical design, with exposure to advanced nodes such as 7nm or below • Deep working knowledge of floorplanning, place and route, timing closure, IR-drop and electromigration analysis, and LVS/DRC signoff • Strong proficiency with PrimeTime, IC Compiler II or Fusion Compiler, ICV, and RedHawk • Proven experience integrating complex IP blocks and driving designs through tape-out • Solid scripting skills in Tcl and Python for flow automation, experience with UCIE or die-to-die interconnect standards is a plusWho You Are • You see a tough timing path as a challenge to solve, not a problem to escalate • You can explain a complex power-performance tradeoff to an architect in two sentences without losing the nuance • You automate what you can, document what you learn, and share your scripts so the whole team benefits • You support your teammates when they are stuck and you know a successful tape-out is a group winThe Team You'll Be Part OfYour recruiter will share more about the team structure and mission during the interview process.Rewards and BenefitsWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process. At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability. Apply Save Job test Share • Email • LinkedIn • X • Facebook Benefits At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves. Visit Benefits Page • Health & Wellness Comprehensive medical and healthcare plans that work for you and your family. • Time Away In addition to company holidays, we have ETO and FTO Programs. • Family Support Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more. • ESPP Purchase Synopsys common stock at a 15% discount, with a 24 month look-back. • Retirement Plans Save for your future with our retirement plans that vary by region and country. • Compensation Competitive salaries. ** Benefits vary by country and region - check with your recruiter to confirm Get an idea of what your daily routine around the office can be like Explore Ho Chi Minh City View Map Hiring Journey at Synopsys Apply When you apply to join us, your resume, skills, and experience are first reviewed for consideration. Phone Screen Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you, share more about the role, and answer any questions you might have. Interview Next up is interviewing (in person or virtual). You’ll be invited to meet with members of the hiring team to discuss your skills and experience, and what you’re looking for in your next role. Offer Congratulations! When you have been selected for the role, your recruiter will reach out to make you a verbal offer (a written offer will follow your conversation), and we hope you accept! Onboarding There will be some steps you need to take before you start to ensure a smooth first day, including new hire documentation. Welcome! Once you’ve joined, your manager, team, and a peer buddy will help you get acclimated. Over the next few weeks, you’ll be invited to join activities and training to help you ramp up for a successful future at Synopsys! BROWSE JOBS Find the open role that’s right for you Similar Jobs • AI, Sr Architect Hyderabad, India • Staff Engineer - Memory Design Bengaluru, India • Analog Design, Sr Staff Engineer Bengaluru, India • ASIC Physical Design, Staff Engineer - 18116 Ho Chi Minh City, Vietnam Recently Viewed Jobs View all job opportunities here Saved Jobs View all job opportunities here View All Jobs Awards We're proud to receive several recognitions