PCIe System Architect/ Principal Engineer-18290

Engineer the Future with Us We currently have 383 open roles Innovation Starts Here Search Jobs Find Jobs For Where? Search Jobs PCIe System Architect/ Principal Engineer-18290 Sunnyvale, California, United States Apply Now Save Category Engineering Hire Type Employee Job ID 18290 Base Salary Range $184000-$276000 Date posted 08/09/2026 Share this job • Email • LinkedIn • X • Facebook We AreAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. You AreYou are PCIe/CXL System Architecture Specialist who can work directly with customer architects to close real system-level design decisions.You are comfortable discussing SoC integration, IP configuration, performance considerations, validation, compliance, and interoperability topics. You can help customers evaluate technical trade-offs and guide them toward practical architecture decisions.This is a customer-facing technical role. You will help customers integrate PCIe/CXL controller IP into complex SoCs, identify key requirements or gaps, and translate customer feedback into actionable input for Synopsys Product Management, R&D, and roadmap planning. What You’ll Be Doing • Own the technical architecture engagement for PCIe/CXL controller IP with strategic customers, from early platform requirements through architecture closure and initial deployment readiness. • Work with customer architects and engineering teams to define suitable PCIe/CXL subsystem configurations for advanced SoC platforms. • Analyze system-level trade-offs related to performance, power, reliability, validation, compliance, and interoperability. • Translate customer platform requirements and integration constraints into clear feedback for Synopsys Product Management, R&D, and roadmap planning. • Support technical closure of design wins by providing architecture guidance, configuration recommendations and competitive positioning. • Develop reusable technical material, application notes, and customer-facing guidance based on real engagement experience. • Train FAEs and customer teams on PCIe/CXL architecture, integration trade-offs, validation expectations, and deployment best practices. What You’ll Need • Bachelors and/or Masters Degree in Electrical and/or Electronic Engineering, Computer Engineering or Computer Science • 10+ years of experience in PCIe/CXL architecture, SoC integration, silicon validation, systems engineering, applications engineering, or customer-facing technical leadership. • Solid understanding of PCIe and/or CXL controller IP, including protocol concepts, configuration, integration, validation, compliance, or interoperability. • Good system-level understanding of SoC integration and ability to reason through performance, power, reliability, validation, and software/firmware trade-offs. • Experience engaging directly with customer architects, design teams, validation teams, and technical decision-makers. • Ability to translate ambiguous customer requirements into clear technical recommendations, product feedback, and closure plans. • Strong technical communication skills, including clear written analysis, structured trade-off explanation, and ability to align customer, sales, product, and engineering teams. The Impact You Will Have • Improve the quality of PCIe/CXL design wins by ensuring customer architectures are technically sound before commitment. • Strengthen Synopsys PCIe/CXL roadmap by feeding real customer system requirements into product planning and R&D execution. • Reduce customer integration risk by identifying architecture, firmware, validation, compliance, and interoperability issues early. • Help establish Synopsys as a trusted technical partner for next-generation AI, HPC, storage, networking, and CXL-enabled platforms.Nice to Have • Experience with Linux, firmware bring-up, or software-driven debug of PCIe/CXL subsystems. • Familiarity with advanced SoC architectures used in AI, HPC, storage, networking, or compute platforms. • Participation in PCI-SIG, CXL Consortium, or related ecosystem/standards activities. • Knowledge of advanced topics such as coherency, virtualization, RAS, memory expansion, or CXL-based platform architectures.The Team You’ll be a Part OfYou will be part of our IP high-performance computing applications engineering team, a group of dedicated professionals who are passionate about technology and innovation. The team focuses on helping customers integrate more capabilities into SoCs faster, working collaboratively across geographic and organizational boundaries to drive revenue growth and accelerate business closure.Rewards and BenefitsWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.Inclusion and DiversitySynopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.#L1-NK4 At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability. In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S. Apply Now Save Relevant Jobs • Validation / Verification Engineer, Sr Staff -18261 Nepean, Canada Engineering • PCIe System Architect/ Principal Engineer-18290 Sunnyvale, California Engineering • ASIC Digital Design, Staff Engineer Bengaluru, India Engineering BROWSE JOBS Find the open role that’s right for you Similar Jobs • Validation / Verification Engineer, Sr Staff -18261 Nepean, Canada • PCIe System Architect/ Principal Engineer-18290 Sunnyvale, California • ASIC Digital Design, Staff Engineer Bengaluru, India • Data Center Site Reliability Engineer Canonsburg, Pennsylvania Recently Viewed Jobs View all job opportunities here Saved Jobs View all job opportunities here View All Jobs