Layout Design, Senior / Staff Engineer - 18157
Da Nang, VietnamVerificationCompilersPhysical designSoC / ASICPosted Aug 17, 2026via html-list
Search Jobs
Find Jobs For
Where?
Search Jobs
Layout Design, Senior / Staff Engineer - 18157
Da Nang, Da Nang, Vietnam
Engineering
Employee
Apply Save Job
Share
• Email
• LinkedIn
• X
• Facebook
Jump to
• Overview
• Job Description
• Benefits
• Culture
• How We Hire
Overview
Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.
Play Video
Job Description
Date posted 08/16/2026
Category Engineering
Hire Type Employee
Job ID 18157
Remote Eligible No
Date Posted 08/16/2026
Alternate Job Titles
• Senior Custom Layout Engineer
• IC Layout Staff Engineer
• Memory Layout Staff Engineer
• Custom IC Layout EngineerWe AreSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.You AreYou have spent years in custom layout design, and you know that the difference between a chip that performs beautifully and one that barely meets spec often comes down to decisions made at the polygon level. You understand FinFET technology not as a buzzword but as a set of real constraints that shape every routing decision, every contact placement, every boundary condition you navigate.You are the kind of engineer who does not just run DRC and hope for clean results. You anticipate where violations will appear, you know which rules are soft and which are absolute, and you debug LVS mismatches by reading netlists and layouts side by side until the problem reveals itself. When a circuit designer hands you a schematic and says "make this fast," you already have three layout strategies in mind, each with different tradeoffs.You think in layers and design rules, but you communicate in outcomes. Working with verification engineers does not slow you down because you have learned to speak their language. Scripting is not a chore for you but a force multiplier. You write Perl or TCL to automate repetitive work so you can focus on layout decisions that actually require judgment.At Synopsys, you will work on memory and standard cell designs that power silicon inside everything from AI accelerators to automotive systems.What You'll Be Doing
• Design custom layouts for memory leafcells and standard cells using Custom Compiler, optimizing for performance, area, and power across FinFET nodes
• Run physical verification flows including DRC, LVS, and ERC using ICV tools, debugging violations and ensuring clean signoff
• Collaborate with circuit designers to translate schematics into layouts that meet electrical specifications and design intent
• Develop automation scripts in Perl, Shell, or TCL to streamline layout tasks and verification flows
• Optimize existing layouts for speed, area, or power based on performance analysis and downstream feedback
• Participate in design reviews, providing layout feasibility input and identifying potential issues early
• Document layout methodologies and best practices to support knowledge sharing across the teamThe Impact You Will Have
• Deliver memory and standard cell layouts that meet aggressive performance targets and enable next-generation silicon products
• Reduce design cycle time through automation and efficient verification workflows, accelerating time to tapeout
• Improve silicon yield and reliability by catching layout-induced issues before fabrication
• Contribute to Synopsys IP offerings that customers depend on for critical chip designs
• Mentor junior layout engineers and share techniques that raise the quality bar across the team
• Drive continuous improvement in layout methodologies as technology nodes advance
• Strengthen cross-functional collaboration between layout, circuit design, and verification teamsWhat You'll Need
• You have 2+ years of hands-on experience in custom layout design with standard cells, memory blocks, or analog/mixed-signal circuits
• You bring deep familiarity with FinFET technology nodes and advanced process design challenges
• You are proficient with Custom Compiler and ICV for layout and physical verification
• You have a Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, or a related technical field
• You know how to write and debug scripts in Perl, Shell, or TCL to automate layout and verification tasks
• Experience with boundary conditions, guard rings, well isolation, and noise mitigation techniques is a strong plusWho You Are
• You catch the misaligned contact or missing via before it becomes a showstopper three weeks later
• You communicate layout constraints clearly to circuit designers and project leads who do not think in polygons
• You approach verification failures methodically, breaking down complex issues into root causes rather than guessing at fixes
• You are comfortable learning new tools, nodes, and design rules without needing everything handed to you
• You take ownership from initial floorplan to final signoff without losing track of what you committed to deliverThe Team You'll Be Part OfYou will join a focused engineering team in Ho Chi Minh City working on custom layout and physical design for Synopsys IP products. The team collaborates closely with circuit designers and verification engineers, and the work you do directly impacts IP that ships to customers worldwide.Rewards and BenefitsWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
Apply
Save Job test
Share
• Email
• LinkedIn
• X
• Facebook
Benefits
At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
Visit Benefits Page
• Health & Wellness
Comprehensive medical and healthcare plans that work for you and your family.
• Time Away
In addition to company holidays, we have ETO and FTO Programs.
• Family Support
Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more.
• ESPP
Purchase Synopsys common stock at a 15% discount, with a 24 month look-back.
• Retirement Plans
Save for your future with our retirement plans that vary by region and country.
• Compensation
Competitive salaries.
** Benefits vary by country and region - check with your recruiter to confirm
Get an idea of what your daily routine around the office can be like
Explore Da Nang
View Map
Hiring Journey at Synopsys
Apply
When you apply to join us, your resume, skills, and experience are first reviewed for consideration.
Phone Screen
Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you, share more about the role, and answer any questions you might have.
Interview
Next up is interviewing (in person or virtual). You’ll be invited to meet with members of the hiring team to discuss your skills and experience, and what you’re looking for in your next role.
Offer
Congratulations! When you have been selected for the role, your recruiter will reach out to make you a verbal offer (a written offer will follow your conversation), and we hope you accept!
Onboarding
There will be some steps you need to take before you start to ensure a smooth first day, including new hire documentation.
Welcome!
Once you’ve joined, your manager, team, and a peer buddy will help you get acclimated. Over the next few weeks, you’ll be invited to join activities and training to help you ramp up for a successful future at Synopsys!
BROWSE JOBS
Find the open role that’s
right for you
Similar Jobs
• AI, Sr Architect
Hyderabad, India
• Staff Engineer - Memory Design
Bengaluru, India
• Analog Design, Sr Staff Engineer
Bengaluru, India
• ASIC Physical Design, Staff Engineer - 18116
Ho Chi Minh City, Vietnam
Recently Viewed Jobs
View all job opportunities here
Saved Jobs
View all job opportunities here
View All Jobs
Awards
We're proud to receive several
recognitions
Source URL: https://careers.synopsys.com/job/da-nang/layout-design-senior-staff-engineer-18157/44408/99336131616