Lead Verification Engineer – Data Center Networking

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. MTS SILICON DESIGN ENGINEER    Lead Verification Engineer – Data Center Networking (AMD) This is an exciting opportunity to join AMD’s Data Center Networking Technology Solutions group as a Lead Verification Engineer, contributing to next‑generation data center networking solutions that power AI training and inference at scale. In this role, you will lead verification for IP or subsystem or system‑level designs within high‑performance networking domains. You will collaborate closely with architects and designers while driving verification strategy, methodology, and execution. Key Responsibilities As a Lead RTL Verification Engineer, you will independently drive verification architecture, methodology, and execution for Data Center Networking IPs and systems: Technical Responsibilities • Work experience on high‑speed and complex protocols such as PCIe, Ethernet, CXL, RoCE / NVMe‑oF, etc. • Architect, design, and develop testbench infrastructure and verification environments for complex networking IP and systems. • Interpret product specifications and derive scalable and reusable verification architectures. • Create comprehensive verification plans, test plans, coverage plans, and assertions. • Build block‑level and multi‑block verification environments using System Verilog/UVM. • Develop reusable verification components, sequences, and methodologies to ensure robust verification quality. • Define and analyze coverage metrics, run regressions, debug failures, and manage overall regression health. • Use scripting languages such as Python or Perl for automation and productivity improvements. • Knowledge of AMBA protocols (AXI, APB) is an added advantage. • Exposure to using AI‑assisted tools for verification productivity, debug acceleration, or test automation is a plus. Collaboration & Leadership • Provide feedback during architectural discussions and influence verification approach early in the design cycle. • Partner with cross‑functional teams including design, architecture, and validation. • Support board‑level debug and validation efforts as needed. • Mentor junior team members and drive best‑in‑class verification practices. • Contribute to continuous improvement in verification methodologies and processes. • Demonstrate strong ownership, accountability, and effective communication skills. Education & Experience • Bachelor’s or master’s degree in EE/EC/CS. • 7+ years of hands-on experience in IP/SoC/ASIC verification. • Strong problem‑solving, analytical, and communication skills. #LI-NS1 Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy. MTS SILICON DESIGN ENGINEER    Lead Verification Engineer – Data Center Networking (AMD) This is an exciting opportunity to join AMD’s Data Center Networking Technology Solutions group as a Lead Verification Engineer, contributing to next‑generation data center networking solutions that power AI training and inference at scale. In this role, you will lead verification for IP or subsystem or system‑level designs within high‑performance networking domains. You will collaborate closely with architects and designers while driving verification strategy, methodology, and execution. Key Responsibilities As a Lead RTL Verification Engineer, you will independently drive verification architecture, methodology, and execution for Data Center Networking IPs and systems: Technical Responsibilities • Work experience on high‑speed and complex protocols such as PCIe, Ethernet, CXL, RoCE / NVMe‑oF, etc. • Architect, design, and develop testbench infrastructure and verification environments for complex networking IP and systems. • Interpret product specifications and derive scalable and reusable verification architectures. • Create comprehensive verification plans, test plans, coverage plans, and assertions. • Build block‑level and multi‑block verification environments using System Verilog/UVM. • Develop reusable verification components, sequences, and methodologies to ensure robust verification quality. • Define and analyze coverage metrics, run regressions, debug failures, and manage overall regression health. • Use scripting languages such as Python or Perl for automation and productivity improvements. • Knowledge of AMBA protocols (AXI, APB) is an added advantage. • Exposure to using AI‑assisted tools for verification productivity, debug acceleration, or test automation is a plus. Collaboration & Leadership • Provide feedback during architectural discussions and influence verification approach early in the design cycle. • Partner with cross‑functional teams including design, architecture, and validation. • Support board‑level debug and validation efforts as needed. • Mentor junior team members and drive best‑in‑class verification practices. • Contribute to continuous improvement in verification methodologies and processes. • Demonstrate strong ownership, accountability, and effective communication skills. Education & Experience • Bachelor’s or master’s degree in EE/EC/CS. • 7+ years of hands-on experience in IP/SoC/ASIC verification. • Strong problem‑solving, analytical, and communication skills. #LI-NS1 Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy.