Senior DFT Design Engineer (ATPG/Scan stitching)

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.  THE ROLE: We are looking for an adaptive, self-motivative DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The DFT team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development. THE PERSON: You have a passion for modern, digital design, and DFT in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. KEY RESPONSIBILITIES: • Implementation and verification of DFT features like SCAN, MBIST, LBIST and JTAG • Support Spyglass-DFTDRC debug and coverage correlation • Scan insertion and ATPG pattern generation • ATPG patterns verification with gate-level simulation • Test coverage and test cost reduction analysis • Post silicon support to ensure successful bring up and enhance yield learning PREFERRED EXPERIENCE: • Experience in scan-stitching; and has good knowledge of scan-stitching related concepts • Exposure to MBIST/BISR implementation and with the Tessent flow of mbist-insertion • Excellent hands-on ATPG; and is well conversed with the files required to run ATPG • Knowledge/experience with Tessent ATPG (mentor) is a plus • Knowledge on Spyglass-DFT • Excellent hands-on debug skills and scripting skills are critical • Knowledge on automation scripts like TCL/AWK/SED is a plus • Understands the basics of JTAG • Experience with post-silicon bring up is a plus ACADEMIC CREDENTIALS: Bachelors degree w/7+ years or Masters degree w/5+ years in Electronics engineering/Electrical Engineering #LI-SR4 Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy.  THE ROLE: We are looking for an adaptive, self-motivative DFT engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The DFT team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development. THE PERSON: You have a passion for modern, digital design, and DFT in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. KEY RESPONSIBILITIES: • Implementation and verification of DFT features like SCAN, MBIST, LBIST and JTAG • Support Spyglass-DFTDRC debug and coverage correlation • Scan insertion and ATPG pattern generation • ATPG patterns verification with gate-level simulation • Test coverage and test cost reduction analysis • Post silicon support to ensure successful bring up and enhance yield learning PREFERRED EXPERIENCE: • Experience in scan-stitching; and has good knowledge of scan-stitching related concepts • Exposure to MBIST/BISR implementation and with the Tessent flow of mbist-insertion • Excellent hands-on ATPG; and is well conversed with the files required to run ATPG • Knowledge/experience with Tessent ATPG (mentor) is a plus • Knowledge on Spyglass-DFT • Excellent hands-on debug skills and scripting skills are critical • Knowledge on automation scripts like TCL/AWK/SED is a plus • Understands the basics of JTAG • Experience with post-silicon bring up is a plus ACADEMIC CREDENTIALS: Bachelors degree w/7+ years or Masters degree w/5+ years in Electronics engineering/Electrical Engineering #LI-SR4 Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy.