Sr Principal HW Design Engineer-Emulation Acceleration System Platform
SAN JOSEPosted Oct 21, 2026
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- Emulation
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Cadence is the leader in hardware emulation-acceleration technologies and products. Looking for a hands-on Senior Principal HW Design Engineer who wants to expand their scope and grow their career. This position is located in our San Jose headquarter office, reports to the Sr Engineering Group Director of R&D and works in a growing talented organization.
Our emulation-acceleration system platform is the most advanced industry-leading configurable scalable system, generation after generation, used in labs and datacenters. This position requires the engineer to architect systems, design boards, schematic entry, work with layout engineers to do PCB layout, signal integrity knowledge, bring-up, and sustain the current hardware platforms.
Key responsibilities
• Responsible for architecture, design, bring-up, and sustain of hardware system platform.
• Continuously develop and apply technical domain expertise in Hardware Engineering. Maintain a strong, high level of competence in Electrical and/or Computer engineering to promote the incorporation of relevant technology into products and/or processes; and provide leadership and guidance to junior technical staff members.
• Establish and maintain Engineering Hardware standards, procedures, performance levels and documentation requirements. Propose and lead process improvement initiatives to drive breakthrough productivity and quality. Lead design reviews.
• Strong technical domain expertise in Electrical Engineering principles, concepts, and methods, and global standards compliance in order to work through technical issues of design integrity, manufacturability, and quality issues mitigation.
Qualifications
• Bachelor degree in Electrical Engineering. with a minimum of 12 years of experience OR MS with a minimum of 10 years of experience OR PhD with a minimum of 8 years of experience
• Minimum of 10 years of experience in developing board level hardware and systems
• Demonstrated leader in guiding junior HW engineers.
• Proven success in taking HW systems from concept to production.
• Experience in system architecture, SI/PI, power, BM, high speed interfaces, …
• Experience with schematic capture software
• Good communication especially in creation of plans and reports.
• Familiarity with volume manufacturing methods and processes is a plus.
• Ability to lead and contribute to cross-functional teams, demonstrate good interpersonal skills, be able to operate independently and multiplex your time between many diverse tasks
The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026