← Back to roles

Physical Design Intern, VLSI - 2027

NVIDIA Corporation

China, Beijing, China, ShanghaiPhysical designPosted Sep 9, 2026
Apply on NVIDIA Corporation

Overview

Open roles
2,665
At this company
See all
Similar roles
3
Same title, 1 company
Search
Added in 30 days
647
At this company, still open

Skills named in this posting

  • Python
We are now looking for VLSI Physical Design Interns! VLSI Physical Design Team at NVIDIA China has been built up since 2005. The team has made contribution to various successful products launched by NVIDIA Corporation over 30 years. We utilize latest process technology, advanced EDA tools, and sophisticated design methodology. We always work on the most challenging designs, and push for performance limit. What you will be doing: • Work on flow enhancement of in-house flow on floorplan, power/clock distribution, placement, routing, timing/power/noise analysis, chip assembly, and physical verification • Work on in-house tool development and exploration • Look for AI solution to improve workflow efficiency and automation What we need to see: • Pursuing MS (or higher) in EE, CS and Mathematics/Physics • Knowledge of whole flow of IC design, especially synthesis/timing/floorplan/congestion/drc analysis • Fundamentals of algorithm and programming skills • Fast capability of learning and strong debugging skills shown up in past hands-on project Ways to stand out from the crowd: • Hands-on background in IC design or physical design • Hands-on experience in popular programming language (Python/tcl etc.) • DL/ML project experience

Apply on the employer's site

Original posting: jobs.nvidia.com

Apply on NVIDIA Corporation

RISC-V ecosystem

NVIDIA Corporation in the RISC-V ecosystem

RISC-V International: Premier Board

Founded in 1993, NVIDIA is an AI computing company. The company is headquartered in Santa Clara, California.

  • NVIDIA is bringing CUDA platform support to RISC-V, i.e. allowing a RISC-V CPU to host CUDA GPU applications
  • Publicly credited the RVA23 profile as the enabler: "We wouldn't have considered porting CUDA to RISC-V without it"
  • Active in RISC-V International profile/standards work and a frequent presence in RISC-V ecosystem coverage

Same employer

View all 2,665