← Back to roles

Senior Verification Engineer - CPU

NVIDIA Corporation

US, CA, Santa Clara, US, TX, AustinRTL / HDLVerificationPosted Feb 24, 2026
Apply on NVIDIA Corporation

Overview

Open roles
2,680
At this company
See all
Similar roles
80
Same title, 25 companies
Search
Added in 30 days
658
At this company, still open

Skills named in this posting

  • SystemVerilog
  • UVM
  • Microarchitecture
  • Arm
  • Python
  • Perl
At NVIDIA, we are redefining the future of computing! As a Senior Verification Engineer on our CPU Verification Team, you will play a pivotal role in our mission to push the frontiers of technology. Your work here will impact a broad array of products, from consumer graphics to self-driving vehicles and the burgeoning field of AI. This is an outstanding chance to create a real difference within a company that values innovation, collaboration, and excellence! What you'll be doing: • Own and drive the definition, planning, and execution of verification strategies for sophisticated CPU designs. • Apply brand new verification methodologies and techniques to improve efficiency and ensure continuous improvement in CPU verification. • Collaborate closely with global architecture, build, and verification teams to complete and prioritize tasks. • Partner with build and architecture teams to define the scope of verification for high-quality product delivery. • Develop and maintain comprehensive stimulus, testbench, and coverage strategies to ensure continuous progress toward tape-out through defined metrics. • Mentor and guide a team of verification engineers, encouraging an environment of growth and learning. • Demonstrate agility in balancing multiple tasks and projects simultaneously. What we need to see: • PhD, Master's, or Bachelor's degree in EE/CS or related field, or equivalent experience. • 8+ years of work experience in a verification domain working on CPU and/or CPU-based subsystems. • Strong understanding of verification guidelines with hands-on experience following standard methodologies for verification. • Experience or knowledge with defining and implementing a scalable constrained-random verification environment using SystemVerilog and UVM. • Proficient in one or more scripting languages like Python, Perl. • Knowledge of CPU and System level architecture/microarchitecture for any industry-standard architecture, having knowledge of Arm architecture is a big plus. • Knowledge of processor build concepts like pipelines, caches, virtual memory systems, coherency, etc. • Strong SW and HW debugging skills and familiarity with the latest tools and techniques. • Good communication skills and the ability & desire to work as a great teammate across the distributed team are a must. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until February 28, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Apply on the employer's site

Original posting: jobs.nvidia.com

Apply on NVIDIA Corporation

RISC-V ecosystem

NVIDIA Corporation in the RISC-V ecosystem

RISC-V International: Premier Board

Founded in 1993, NVIDIA is an AI computing company. The company is headquartered in Santa Clara, California.

  • NVIDIA is bringing CUDA platform support to RISC-V, i.e. allowing a RISC-V CPU to host CUDA GPU applications
  • Publicly credited the RVA23 profile as the enabler: "We wouldn't have considered porting CUDA to RISC-V without it"
  • Active in RISC-V International profile/standards work and a frequent presence in RISC-V ecosystem coverage

Same employer

View all 2,680