← Back to roles

Senior / Staff Layout Engineer (CAD & APR Automation)

MediaTek Inc

SingaporeCompilersPhysical designSoC / ASICPosted May 28, 2026
Apply on MediaTek Inc

Overview

Open roles
628
At this company
See all
Similar roles
5
Same title, 5 companies
Search

Skills named in this posting

  • Place and route
  • Python
  • Tcl
  • Perl
[Role Overview] We are seeking a highly skilled Layout Engineer with exceptional CAD capabilities to join our Custom Layout engineering team. This role combines hands-on APR layout implementation with advanced CAD automation expertise, empowering you to execute layout designs while revolutionizing productivity through workflow automation and methodology innovation. APR Layout Implementation: - Execute full-cycle APR layout using Innovus, ICC2, or Fusion Compiler for Foundation IP, Analog IP, RFIC, and digital blocks - Serve as DRI for layout automation flows including APR implementation, physical verification, and sign-off - Perform floorplanning, power mesh planning, critical block placement, and hierarchical layout construction - Optimize layouts for Power, Performance, and Area (PPA) through iterative refinement CAD Layout Support & Automation - Provide centralized CAD layout support to Foundation IP, Analog/RF, and SoC teams across multiple projects - Create, maintain, and enhance automated layout workflows from development through production deployment - Develop scripting utilities using Python, Tcl, SKILL, Perl to automate tasks and streamline processes - Build scalable CAD infrastructure including parameterized cells (p-cells), reusable templates, and modular architectures Incorporate AI and Agentic AI technologies into layout workflows to boost productivity - Establish standardized CAD procedures and best practices across diverse project executions - Process Node Expertise & Verification - Apply backend layout knowledge across planar, FinFet, and GAA process nodes from leading foundries - Master complex DRMs, DFM requirements, and physical verification flows for advanced technologies - Conduct physical verification (DRC/LVS/ERC/ANT/PERC) with expert-level debugging - Ensure layout compliance with EM/IR, SI/PI, and ESD integrity requirements - Create new flows or methodologies to boost team productivity #LI-WC1

Apply on the employer's site

Original posting: careers.mediatek.com

Apply on MediaTek Inc

RISC-V ecosystem

MediaTek Inc in the RISC-V ecosystem

RISC-V International: Strategic

We make semiconductor technology for #Smartphone, #IoT, #Network as well as TV, Tablet, Blu-ray & many other devices.

  • Named in coverage of RISE, the Linux Foundation Europe RISC-V Software Ecosystem project, and RISC-V edge-AI market analysis
  • Listed on the landscape as a RISC-V International member

Same employer

View all 628