← Back to roles

Staff Engineer, Analog Design

MIPS Tech LLC.

Richardson, Texas, United States of AmericaSoC / ASICPosted Sep 18, 2026
Apply on MIPS Tech LLC.

Overview

Open roles
600
At this company
See all
Added in 30 days
289
At this company, still open

Skills named in this posting

  • Low-power design (UPF)
  • Mixed-signal
  • Python
We are seeking a motivated Analog Design Engineer with 2–3 years of experience to contribute to the design and development of high-performance analog and mixed-signal IP. The ideal candidate will take ownership of block-level design while working closely with senior engineers on architecture and system-level integration. This role provides the opportunity to build upon strong fundamentals and expand into full design ownership, including silicon validation and cross-functional collaboration across global teams. Title: Staff Engineer, Analog Design (2–3 Years Experience) About GlobalFoundries GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com. Key Responsibilities • Design and develop key analog and mixed-signal IP blocks such as: • Amplifiers (op-amps, instrumentation amps)ComparatorsData converters (SAR, delta-sigma, pipeline familiarity)Bandgap references and regulators (LDO, DC-DC basics)Monitoring circuits (POR, power-good, etc.) • Contribute to architecture discussions and design tradeoff analysis with senior team membersPerform transistor-level schematic design, simulation, and verification using industry-standard EDA tools • Analyze circuit performance across PVT conditions including:Corner simulationsMonte Carlo mismatch analysisNoise and reliability considerations • Work closely with layout engineers to ensure parasitic-aware design and performance closure • Support and contribute to design reviews and verification planning • Participate in silicon bring-up, validation, and debugging activities • Collaborate across disciplines including layout, verification, and SoC integration teams • Generate clear documentation for design specifications, simulations, and validation results Other Responsibilities • Perform all activities in a safe and responsible manner and support Environmental, Health, Safety & Security requirements and programs • Mentorship of junior design/layout engineers in design best practices and effective collaboration Required Qualifications • Bachelor’s or master’s degree in electrical engineering or related field • 2–3 years of experience in analog or mixed-signal IC design • Solid understanding of analog design fundamentals:Device operation, biasing, gain, bandwidthStability and compensationNoise, mismatch, and process variation • Experience with transistor-level design and simulation in CMOS technologies • Familiarity with industry-standard EDA tools (Cadence Virtuoso, Spectre, etc.) • Ability to run and analyze simulations across PVT and variability conditions • Strong analytical and debugging skills • Basic scripting skills (Python, MATLAB, or similar) are a plus • Good communication and documentation skills • Ability to work effectively in cross-functional, global teams Preferred Qualifications • Experience designing one or more analog blocks from spec to simulation (partial or full ownership) • Exposure to silicon validation and lab debugging • Familiarity with layout concepts and parasitic effects • Experience with low-power design techniques • Exposure to advanced nodes such as Bulk CMOS, FDSOI, or FinFET • Experience contributing to tape out or silicon-proven designs Expected Salary Range $88,000.00 - $154,000.00 The exact Salary will be determined based on qualifications, experience and location. If you need a reasonable accommodation for any part of the employment process, please contact us by email at usaccommodations@gf.com and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address. An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations. GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory. All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law

Apply on the employer's site

Original posting: careers.gf.com

Apply on MIPS Tech LLC.

RISC-V ecosystem

MIPS Tech LLC. in the RISC-V ecosystem

RISC-V International: Strategic

MIPS Technologies, Inc., formerly MIPS Computer Systems, Inc.

  • Now builds RISC-V-based products: with Cyient Semiconductor on custom RISC-V intelligent power solutions for AI power delivery
  • Multithreaded edge-compute processors moving to the RISC-V ISA (company acquired by GlobalFoundries)

Same employer

View all 600