Lead Product Engineer
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- SystemVerilog
- VHDL
- UVM
- USB
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Description:
- Work closely with the R&D/BU/Sales team to identify and scope opportunities for Cadence SoC Verification solution including Simulation, and SVG SW whole solution.
- Plan, execute and manage key technical evaluations and benchmark with existing and potential customers.
- Conduct basic and advanced trainings, presentations and demos as necessary.
- Aligned closely with corporate engineering and sales/marketing team on customer requirement for product direction/improvement.
- Understanding customer’s design and verification issues and provide Cadence solution
- Convert the customer’s requirements into a product specification
- Work with R&D to drive the specification into a real product; work with validation team to ensure the quality of the software
- support the ByteDance Service
- Leading and deploying one new technology of Xcelium in China
- Leading USB VIP engagements in China
Requirements:
- Design or verification experience in IP or SoC chip level.
- Familiar with System Verilog/VHDL and HDL simulators
- Verification Methodology like UVM is required
- Knowledge of Unix and Linux is highly desired
- Strong verbal and written communication skills in English
- Strong teamwork skills with good human relationship
- Experience in EDA tools such as simulator, emulator or prototype, etc will be a plus
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026