Photonic Mixed Signal Design Validation Engineer
US, CA, Santa ClaraPosted Aug 17, 2026
Overview
- Added in 30 days
- 658
- At this company, still open
Skills named in this posting
- Mixed-signal
- Python
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.
At NVIDIA, we are dedicated to pushing the boundaries of technology and innovation. As a Senior Photonic Mixed Signal Compose Validation Engineer, you will play a crucial role in developing and debugging our co-packaged optics (CPO) products. This position offers a ground breaking opportunity to work with innovative technologies that elevate performance and creativity. If you are passionate about photonic invention and thrive in a collaborative and encouraging environment, this is the perfect role for you!
What you'll be doing:
• Develop validation test methods for new photonic builds from the Mixed-Signal Compose group.
• Interact with multi-functional groups to support chip development and validation.
• Characterize fundamental optical, electro-optical, and RF performance of new chip builds.
• Validate, debug, and characterize new analog, photonic, electrical-optical, and mixed-signal builds.
• Provide feedback to designers on silicon performance, build quality, and margins.
• Verify electrical-optical compliance to industry standards.
What we need to see:
• Master of Science in Electrical Engineering, Physics, Computer Engineering, or equivalent experience.
• Deep understanding of fundamental optical components and analog circuits.
• RF testing experience at die or module level.
• 2+ years of experience measuring, analyzing, and debugging complex mixed-signal builds.
• Experience with Python, Git, Matlab, or JMP.
• Ability to code scripts for validation, debug, data analysis, and automation.
• Consistent, persistent, and efficient.
• Ability to work in a team environment.
• Detailed knowledge of optical lab equipment.
Ways to stand out from the crowd:
• Optical transceiver performance testing at high data rates.
• Experience with control loops.
• Working knowledge of wafer probe test systems and wafer handling.
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD for Level 2, and 136,000 USD - 218,500 USD for Level 3.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until August 21, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Apply on the employer's site
Original posting: jobs.nvidia.com
RISC-V ecosystem
NVIDIA Corporation in the RISC-V ecosystem
RISC-V International: Premier Board
Founded in 1993, NVIDIA is an AI computing company. The company is headquartered in Santa Clara, California.
- NVIDIA is bringing CUDA platform support to RISC-V, i.e. allowing a RISC-V CPU to host CUDA GPU applications
- Publicly credited the RVA23 profile as the enabler: "We wouldn't have considered porting CUDA to RISC-V without it"
- Active in RISC-V International profile/standards work and a frequent presence in RISC-V ecosystem coverage
Same employer
More roles at NVIDIA Corporation
Production Application Engineer, Enterprise
NVIDIA Corporation
Taiwan, Taipei, Taiwan, HsinchuFirmwareOct 29, 2026Architecture Energy Modeling Engineer
NVIDIA Corporation
China, ShanghaiRTL / HDLPhysical designSoC / ASICOct 29, 2026SAP SD Business Systems Analyst
NVIDIA Corporation
India, Pune, India, HyderabadOct 29, 2026Performance Engineering Intern, Deep Learning and HPC - 2027
NVIDIA Corporation
China, ShanghaiOct 29, 2026Performance Engineering Intern - 2027
NVIDIA Corporation
China, ShanghaiSoC / ASICOct 29, 2026PhD Researcher Intern, World Foundation Models
NVIDIA Corporation
Korea, SeoulOct 29, 2026