Principal Design Engineer
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- Verilog
- UVM
- Performance modeling
- DDR / HBM
- Network-on-chip
- C++
- Python
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Performance Modeling Engineer
Location – India (Pune)
Summary
We are looking for modeling engineers to help develop performance models, perform architectural tradeoff analysis, and enable data driven design decisions for our next generation DDR memory controller architectures that can meet today’s complex SoC and workload requirements. Hardware modelling experience (C++/SystemC/TLM/Python) and computer architecture foundation is desired.
Responsibilities
• Develop cycle-level performance models in SystemC or C++
• Correlate performance models to match RTL configurations and traffic conditions
• Work with Memory Architects to understand feature requirements, architectural specifications and implement in the model
• Analyze architectural trade-offs (throughput, hardware cost) across different scenarios and architectural choices
• Develop synthetic memory traffic/traces that are representative of real-world applications (CPU, GPU, DSP, NoC, etc)
• Develop scripts to automate generation of various performance metrics and statistics post RTL simulation that helps identify performance bottlenecks
Required Skills
• BE/B.Tech ME/M.Tech in ECE, E&TC, CS or similar
• 8+ years of experience in hardware modeling, functional or performance
• Strong coding skills in C++, SystemC and Transaction Level Modeling (TLM)
• Basic understanding of performance principles, Queuing Theory, throughput/latency tradeoffs
Additional Skills
• Understand RTL-Verilog, SV, UVM and experience analyzing waveforms
• Understand memory protocols and timing – DDR4, DDR5, LP4, LP5
• Experience using performance simulators – Memory Controller, NoC, CPU models
• Coding in Python and familiarity with packages like Pandas, Matplotlib
• Experience working with performance benchmarks – SPEC, STREAM, etc
• Concepts related to Quality of Service (QoS) and how memory controller can tradeoff performance and latencies
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026