Lead FrontEnd Methodology Engineer
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- SystemVerilog
- Verilog
- UVM
- Formal verification
- Python
- Perl
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The candidate will have responsibilities to maintain/upgrade infrastructure/automation for RTL development and design-verification teams at multiple locations using multiple server farms, some in the Amazon and IBM clouds and some on-premise. The candidate will also have responsibilities in managing/monitoring regression trends, automating error/defect reporting, and supporting users in various server farms.
The candidate will have responsibilities to maintain/upgrade infrastructure/automation for RTL development and design-verification teams at multiple locations using multiple server farms, some in the Amazon and IBM clouds and some on-premise. The candidate will also have responsibilities in managing/monitoring regression trends, automating error/defect reporting, and supporting users in various server farms.
We’re looking for a candidate who has the following skillsets:
• Extensive knowledge of Perl and Python
• Knowledge of dependency-checking via make, SCons
• LSF or other batch-queuing system (e.g. Grid, PBS, Open Lava), and script integration
• Using REST API (e.g. Jenkins, Jira) from Perl, Python
• Migrating scripts, script-libraries to different Linux OS releases
• Knowledge of SQL, relational database engines like MariaDB or PSQL, and integration with Perl/Python
• Knowledge of web technologies: Basic Apache setup, PHP, Javascript/Jquery, RSS automation
These skillsets and knowledge would also be desirable:
• BS/MS - Electrical / Computer Engineering.
• At least 7 years of of relevant experience.
• Updating/debugging TCL code embedded in a variety of tools, such as simulator, waveform-viewer, formal verification, in-house interpreter, etc.
• Knowledge of Verilog, SystemVerilog testbenches; some familiarity with methodologies like OVM or UVM; incorporate DPI or PLI models
• Some IT knowledge: NFS, memory/CPU profiling, NIS/DNS/LDAP, SMTP, syslog, cron, etc
• Jenkins install/configuration/management
• Module-files and modulecmd to manage tools and tool-versions
• Cloud deployment/maintenance: Amazon Web Services, MS Azure, IBM Cloud
• Experience with revision control like git or GitHub
• The position is based in Austin/San Jose/Bangalore (India)
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026