CPU Post-Silicon HW Design Validation
HsinChuPosted Apr 28, 2026
Overview
Skills named in this posting
- DFT
Based on different CPU architectures used in different product lines, deliver:
* Test pattern plan to cover system bring up to MP (CP/FT, system test, DVT, HQA, correlation, DPPM reduction)
* Develop function/ATPG/MBIST test pattern including coding, simulation, coverage collection, pattern generation and validation on tester
* Debug post-silicon issue ex. DPPM, RMA, via design understanding, experiment design to identify design weakness
#LI-YT1
Apply on the employer's site
Original posting: careers.mediatek.com
RISC-V ecosystem
MediaTek Inc in the RISC-V ecosystem
RISC-V International: Strategic
We make semiconductor technology for #Smartphone, #IoT, #Network as well as TV, Tablet, Blu-ray & many other devices.
- Named in coverage of RISE, the Linux Foundation Europe RISC-V Software Ecosystem project, and RISC-V edge-AI market analysis
- Listed on the landscape as a RISC-V International member
Same employer
More roles at MediaTek Inc
- CambourneSoC / ASICOct 27, 2026
- CambourneSoC / ASICOct 27, 2026
- HsinChuCompilersOct 27, 2026
专利工程师 MBJ20261029(工作地:北京)
MediaTek Inc
BeijingOct 27, 2026专利工程师MSZ20261028
MediaTek Inc
ShenzhenOct 27, 2026Product Marketing
MediaTek Inc
HsinChuOct 26, 2026