Senior Formal Verification Engineer
Barcelona, Barcelona/Catalunya/Espanya, SpainRTL / HDLVerificationSoC / ASICFull TimePosted Oct 8, 2026
Overview
- Added in 30 days
- 26
- At this company, still open
Skills named in this posting
- SystemVerilog
- Formal verification
- SVA
- Network-on-chip
The Role:
As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.
Responsibilities:
· Work closely with system architects and design team to establish formal verification environment and setting
· Guide the use of formal verification so that correct formal techniques are used appropriately to improve efficiency of IP and SoC level verification
· Contribute to define Formal Verification Methodologies
· Produce IP level, subsystem level and chip level test plans based on Design documents and interaction with design and architecture teams
· Write and debug System Verilog assertions
· Analyze coverage data and working with Design teams to address coverage holes
· Contribute to developing framework for running regressions and debugging regression failures
· Support integration of design in higher-level subsystem including test planning, test vector delivery, and debug of test vectors at the integration level
· Scripting/Automation skills for improving workflows along with the usage of most advanced AI techniques
· Participate in project reviews
· Provide supervision/guidance to other team members
Required Qualifications:
· Master’s degree in relevant field
· Min 5 years of experience in relevant field of Formal Verification
· A deep understanding of formal verification, including applications, verification of algorithms, protocols, and application of formal verification at SoC level
· Made significant contributions in the use of formal verification and be able to guide formal verification development into new areas
· Formal tools, System Verilog, SV Assertions and Assumptions, Scripting skills
· Apps in formal tools (Low power, X-prop, Connectivity checking, Register Map Verification)
· Design debug, Deep bug hunting
· Design knowledge of CPU, NoC/Interconnect, Memory Controllers, Caches
Soft skills:
· Team player, able to work with multiple cultures both on site and remotely
· Autonomous and flexible is mandatory
What We Offer?
• The opportunity to build a cloud AI deployment platform that will power next generation AI systems.
• A collaborative, innovation-driven environment with significant autonomy and ownership.
• Hybrid work model with flexible scheduling.
• A chance to join one of Europe’s most ambitious companies at the intersection of AI and silicon engineering.
• Position based in Barcelona, open to other European locations like Rome (Italy)
We’re looking for exceptional engineers ready to shape the future of AI infrastructure. If building scalable, cloud-native AI deployment platforms excites you, we’d love to meet you.
At Openchip & Software Technologies S.L., we believe a diverse and inclusive team is the key to groundbreaking ideas. We foster a work environment where everyone feels valued, respected, and empowered to reach their full potential—regardless of race, gender, ethnicity, sexual orientation, or gender identity.
Apply on the employer's site
Original posting: openchip.factorial.com
RISC-V ecosystem
OpenChip in the RISC-V ecosystem
RISC-V International: Premier Board
Openchip is a full stack system on chip and software innovator that develops high-performance RISC V-based accelerators and systems on chip, focusing on creating comprehensive AI and…
- Openchip is a European systems company building in-house, high-performance RISC-V based accelerators and SoCs plus a full-stack software layer
- Architecture is chiplet-based, "RISC-V open and modular chip technology", orchestrated by an AI OS, targeting AI & HPC from cloud to edge
- Signed an MoU with SUSE to optimise enterprise Linux and Kubernetes for European-designed RISC-V processors (June 2026)
Same employer
More roles at OpenChip
Purchases Administrator
OpenChip
Barcelona, Barcelona/Catalunya/Espanya, SpainOct 16, 2026- Barcelona, Barcelona/Catalunya/Espanya, SpainSecurityOct 8, 2026
- Barcelona, Barcelona/Catalunya/Espanya, SpainRISC-VKernel / LinuxFirmwareOct 8, 2026
- Roma, ItalyRISC-VRTL / HDLPhysical designOct 8, 2026
- Barcelona, Barcelona/Catalunya/Espanya, SpainRISC-VRTL / HDLVerificationOct 8, 2026
- Gdańsk, PolandRISC-VCompilersKernel / LinuxOct 8, 2026