Application Engineer - Physical Design (Back-End)
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- Formal verification
- Place and route
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
This is an excellent opportunity to work on challenging and complex projects at advanced technology environment with major companies in the semiconductor domain!
This role will enable you to improve your technical skills, working with the industry leading engineers over a wide range of topics while interacting with the business world.
The Application Engineer will provide expert level technical customer Pre-Sale and post-sale support for Cadence customers in Physical Design area.
Requirements:
• BSc / MSc/ PhD in Electrical engineering from a leading institute.
• 7+ years of experience in Physical Design (back-end) digital implementation: floor planning, place and route, clockTree, STA
• Experience in the Synthesis, Formal verification and DFT is an advantage.
• Experience in microelectronics/ EDA industry.
• High level of English.
• Strong presentation and communication skills.
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026