← Back to roles

Senior VLSI Design Engineer

CEVA, Inc.

Ra'anana, Israel (IL)RTL / HDLPhysical designSoC / ASICPosted Oct 21, 2026
Apply on CEVA, Inc.

Overview

Open roles
31
At this company
See all
Similar roles
1
Same title, 1 company
Search

Skills named in this posting

  • SystemVerilog
  • Verilog
Description About the Business Unit Ceva is at the forefront of next-generation cellular communication systems. We build licensable 5G modem IP for User Equipment (UE) and base stations, from IoT-class devices to high-throughput infrastructure. Our platforms target the latest 5G-Advanced releases. A fast-growing focus is space and satellite infrastructure: 5G satellite networks that bring standard cellular connectivity to LEO/GEO satellites and direct-to-device links. This domain brings unique challenges, including large Doppler shifts, long round-trip delays, radiation-aware design and tight power budgets. About the Role As a Senior VLSI Designer, you'll lead the full design flow of advanced DSP cores and baseband hardware accelerators, from architecture to timing closure. This hands-on role is central to developing the IPs behind our next-generation modem products. It comes with strong cross-functional collaboration (algorithms, architecture, verification, backend and customers) and real technical ownership. What You’ll Do Design and implement high-performance 5G baseband DSP cores and hardware accelerators for transmit and receive chains.Develop programmable DSP architectures for multi-antenna systems, including satellite connectivity. Own the design flow from architecture and RTL development through verification support, synthesis, and timing closure. ptimize power, performance, and area (PPA) in collaboration with backend and cross-functional teams. Work closely with algorithm, verification, backend, and software teams, as well as customers, from specification to silicon bring-up. Requirements • B.Sc./M.Sc. in Electrical Engineering • 5–10 years of experience in VLSI design • Proficiency in RTL design (Verilog/SystemVerilog), synthesis and timing analysis • Familiarity with EDA tools (Synopsys, Cadence, Siemens EDA/Mentor) • Strong understanding of digital design principles, SoC architecture and low-power techniques • Excellent problem-solving and communication skills Advantages • Knowledge of signal processing and digital communication systems • Experience with CDC/RDC analysis, DFT and multi-power-domain design • Experience delivering licensable IP to external customers

Apply on the employer's site

Original posting: ceva-ip.com

Apply on CEVA, Inc.

RISC-V ecosystem

CEVA, Inc. in the RISC-V ecosystem

RISC-V International: Strategic

CEVA is a publicly listed semiconductor intellectual property company, headquartered in Mountain View, California and specializes in digital signal processor technology.

  • Joined Intel's Pathfinder for RISC-V programme
  • Partnered with SiFive so customers can build edge-AI SoCs combining SiFive RISC-V CPUs with CEVA AI/DSP IP

Same employer

View all 31