Design Engineer
Overview
- Added in 30 days
- 678
- At this company, still open
Skills named in this posting
- Mixed-signal
- USB
- SerDes
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Custom Layout Design Engineer
Position Description:
• Responsible for custom layout floorplan, matching guides, resistor/capacitor placement, reduce coupling & noise, sensitive signals routing, mix-signals routing, etc.
• Responsible for custom layout top level hierarchy floorplan for blocks/powers
• Responsible for high-speed mixed-signal PHY such as SerDes, USB, DDR, etc
• Responsible for cooperation with analog circuit design team to ensure high efficiency and quality for analog layout design.
Position Requirements:
• BSEE degree with 2+ years of applicable experience in analog/custom layout of advanced technology nodes
• Proficient with Layout edit/verify tools, like Virtuoso XL, Pegasus/Calibre DRC/LVS, etc.
• Proficient with EMIR tools, like Voltus-FI
• Hands-on experience conducting DRC/LVS/ERC analysis, EMIR analysis, and recommending appropriate solutions
• Fundamental understanding of IC design technology and process/methodology
• Essential that the individual demonstrates good teamwork and self-motivation
• Good communication skills in English
• Work experience in PERC run is a plus
• Work experience in FinFET layout is a plus
• Work experience in ESD/Latch-up is a plus
• Work experience in cooperation with digital P&R team is a plus
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
HR Operations Assistant
Cadence Design Systems, Inc.
BELO HORIZONTEOct 29, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 29, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 29, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 29, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 29, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 29, 2026