Analog Design Engineer II
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- SerDes
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Responsibilities
• Design, simulate, verify high-speed SerDes interface circuits.
• Develop AMS models for high-speed analog circuit modules and support IP verification.
• Define IC module performance specifications and create design documentation.
• Design IC modules and provide guidance for layout implementation.
• Support chip testing, performance validation, and laboratory debugging.
Requirements
• Master’s degree or above in Microelectronics, Circuits and Systems, or related fields, with a strong foundation in analog circuit analysis and understanding.
• Solid theoretical and practical experience in electromagnetic fields, transmission lines, spiral inductors, or resonant circuits is a plus.
• Proficiency in using Cadence custom circuit design tools (Virtuoso, Spectre, etc.).
• Ability to independently complete technical tasks, perform manual analysis and verification, testing, and quantify work results.
• Excellent communication skills and strong team collaboration abilities.
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026