← Back to roles

Senior Logic Design Engineer

NextSilicon

IsraelRTL / HDLPosted Aug 11, 2026
Apply on NextSilicon

Overview

Open roles
28
At this company
See all
Similar roles
14
Same title, 8 companies
Search
Added in 30 days
3
At this company, still open

Skills named in this posting

  • Microarchitecture
Description NextSilicon is reimagining high-performance computing (HPC & AI). Our accelerated compute solutions leverage intelligent adaptive algorithms to vastly accelerate supercomputers, driving them forward into a new generation. We have developed a novel software-defined hardware architecture that is achieving significant advancements in both the HPC and AI domains. NextSilicon is looking for a talented and experienced engineer to participate in designing the next era of computer architecture. In this position you will take part in designing the critical parts of NextSilicon’s future chips. You will transform architectural requirements to micro-architectural specs, implement key blocks in RTL, and participate in post-silicon activities. At NextSilicon, everything we do is guided by three core values: • Professionalism: We strive for exceptional results through professionalism and unwavering dedication to quality and performance. • Unity: Collaboration is key to success. That's why we foster a work environment where every employee can feel valued and heard. • Impact: We're passionate about developing technologies that make a meaningful impact on industries, communities, and individuals worldwide. Requirements • B.Sc. in Electrical Engineering or Computer Science • 5+ years of digital design experience with complex blocks • Ability to transform requirements into specification documents • Proven record in complex design • Experience in front-end tools and analysis: CDC, LINT, power, simulation • Team player, versatile and results-oriented • Experience in Floating-Point Unit is an advantage Responsibilities • Define and drive the design of advanced blocks from micro-architecture phase to netlist • Support timing and constraints definitions work closely with the BE team on timing and physical implementation efforts • Leading processes relating to power optimization • Technology expert, building a knowledge base for the group • Work with various teams to drive execution (SW, Architecture, verification, BE, etc) • Devise execution indicators and monitor and report execution progress to enable prioritization and clear decision making

Apply on the employer's site

Original posting: comeet.com

Apply on NextSilicon

RISC-V ecosystem

NextSilicon in the RISC-V ecosystem

RISC-V International: Strategic

Stay tuned...

  • NextSilicon is building Arbel, which it presents as its first server-class RISC-V CPU core and "the leading RISC-V core"
  • Arbel sits alongside Maverick, its production dataflow accelerator, targeting HPC/AI workloads
  • RISC-V is a top-level section of nextsilicon.com, i.e. a core part of the product line

Same employer

View all 28