Intern of the Device Modeling
Overview
- Added in 30 days
- 678
- At this company, still open
Skills named in this posting
- Verilog
- C
- C++
- Python
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job description:
The candidate can assist us with Spectre Device modeling projects, which include speeding up performance and enhancing the reliability aging models based on specific device types.
Requirements:
• The candidate is familiar with C/C++ and Python programming languages. Familiarity with Verilog-A is preferred.
• The candidate has a background in semiconductor device design and knowledge of semiconductor physics. Experience with the semiconductor extraction flow is a plus.
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
HR Operations Assistant
Cadence Design Systems, Inc.
BELO HORIZONTEOct 29, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 29, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 29, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 29, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 29, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 29, 2026