Advanced (multi-wire) interconnection and lamination technologies for integrated PV
Master internship, Bachelor internship, PhD internship - GenkPosted Oct 17, 2026
Overview
Increasing
performance and production volumes are the main drivers of continued cost
reduction in PV, and are indispensable for their broad deployment. Steady
progress in crystalline silicon cell efficiencies pushed record values to 26%,
however their performance is compromised upon module integration. From another
perspective, no less important in densely populated areas, the scarcity of
valuable land and the concern for aesthetics fuel an increasing demand for
unobtrusive integration of PV as an additional functionality in existing
elements, as e.g. in buildings (BIPV as opposed to BAPV), vehicles (VIPV), and
infrastructure (IIPV). Addressing
all related challenges including minimized so-called “Cell-to-Module” (CtM)
losses, demanding requirements on reliability and cost, aesthetics and
customizable layouts, imec has in the last years been developing in-house a
low-temperature multi-wire interconnection technology where both
interconnection and encapsulation is realized during the lamination step. In
this topic, the aim is to expand and optimize this technology, by investigating
the influence of the different components of the laminate stack. This will
involve different types of encapsulant (TPO, EVA, POE, etc.) with their
respective properties (rheology, thickness, Tm, etc.), as well as the type of
cells (PERC, TOPCON, HJT,...) and the front- and back-cover (glass-glass,
glass-backsheet, light-weight,...). Additionally, it involves determining a
process window for the lamination process parameters (temperature, pressure,
time, etc.) for such different combinations. This assessment
requires determining the performance after fabrication, as well as
monitoring their degradation throughout reliability testing (thermal cycling,
damp heat, humidity freeze,...) with visual and electrical inspection
(IV-testing, EL). This
work will be carried out in the new facilities in the Energyville campus in
Genk with manufacturing equipment that goes beyond state-of-the-art in module
production (in a lab environment) and is geared towards these technologies. No
less indispensable is the access to in-house knowledge, as well as the
availability of characterization equipment and expertise (similarly
state-of-the-art and beyond) to adequately assess individual and combined
process steps, ranging from material characterization and analysis to full
module performance measurements and reliability testing. Apart
from the technical capabilities, the location in the Thorpark in the old mining
site of Waterschei offers an attractive (though remote) surrounding, while the
work will be merged into the activities of the waferPV team. From
the above description, it should be clear that the topic is strongly
experimentally-oriented, and requires a hands-on mentality with a lot of time
spent in the lab. Considering the diversity of topics involved, the topic can
be tuned somewhat depending on the background and interest of the applicant. Type of internship : Master internship, Bachelor internship, PhD internship Duration : 6-9 months Required educational background : Electrotechnics/Electrical Engineering, Energy, Materials Engineering University promotor : Jef Poortmans (KU Leuven) Supervising scientist(s) : For further information or for application, please contact Jonathan Govaerts ( Jonathan.Govaerts@imec.be ) The reference code for this position is 2026-INT-263 . Mention this reference code in your application. Imec allowance will be provided for students studying at a non-Belgian university. Applications should include the following information: resume motivation current study Incomplete applications will not be considered
Apply on the employer's site
Original posting: imec-int.com
RISC-V ecosystem
imec in the RISC-V ecosystem
RISC-V International: Community
Interuniversity Microelectronics Centre is an international research & development organization, active in the fields of nanoelectronics and digital technologies.
- RISC-V research/design: system-level integration of a digital AI accelerator with RISC-V
- Participates in RISC-V automotive and space-chip ecosystem work
Same employer
More roles at imec
- Research & development - LeuvenOct 28, 2026
- Research & development - EindhovenOct 28, 2026
- Engineering - LeuvenOct 28, 2026
- Research & development - LeuvenOct 28, 2026
- Engineering - DohaRTL / HDLPhysical designSoC / ASICOct 27, 2026
- Computer and IT - Gent ZwijnaardeOct 27, 2026