RTL2GDS AE Architect
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- STA
- Place and route
- Python
- Tcl
- Perl
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
As an expert Digital Implementation Field Applications Engineer (AE) , you will work side-by-side with our leading edge customers. With your expertise, you'll help deploy Cadence’s market-leading technologies in Synthesis, P&R, and Signoff to meet/exceed their PPA targets, achieve faster design closure, and turn their design concepts into reality. The greater your powers, the more business opportunities you'll help bring to the table. You will also work directly with the Cadence R&D group to drive the customer requirements and influence the direction of Cadence next-generation products and technologies.
Key Responsibilities
• Explore and Deploy Latest PPA methodologies/flows on Next generation Customer Designs
• Drive technical evaluations/benchmarks to success
• Provide technical support to Cadence customers in the areas of Backend Digital Design Implementation and Signoff
• Guide customers on how to best utilize Cadence technologies to achieve their design goals and meet project schedules
• Work closely with R&D to enhance the tools and methodologies to meet and exceed customer’s requirements
• Drive adoption and proliferation of Cadence tools and technologies
• Efficiently translate customer requirements into tool solutions by working closely with R&D
Job Requirements
• Minimum 10+ years of industry, hands on experience in Digital Design and Static Timing Analysis
• Prior experience with IC digital implementation flows - Synthesis, Place and Route, IR Drop, Timing Signoff
• Prior experience with Cadence tools (Genus, Innovus, Conformal, Tempus, Modus, Voltus) or ICC, ICC2, DC, FC , Primetime
• Experience with advanced nodes 5nm and below
• Expertise in scripting languages as Tcl/Perl/Python/shell is a must
• Strong customer-facing communication and problem-solving skills
• Strong verbal, written, and customer communication skills
• BS degree (or higher) in Computer/Electrical Engineering
The annual salary range for California is $162,400 to $301,600. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026