Senior Circuit Silicon Correlation DFT Engineer
Overview
- Added in 30 days
- 658
- At this company, still open
Skills named in this posting
- DFT
- Python
- Tcl
- Perl
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work , to amplify human imagination and intelligence. Make the choice to join us today.
What will you be doing:
• Participate in ground breaking Processor design and debug in deep submicron technologies.
• Work in a multi functional team passionate about Silicon characterization and correlation to pre-Silicon Performance and Power models.
• Responsible for generating ATPG patterns for Silicon speed path debug.
• RTL and gate level verification for ATPG, non-ATPG patterns.
• Correlating diagnosis result to map to real design failures. Root cause the same feed learnings to pre-silicon design sign off parameters.
• RAM correlation by studying RAM circuit failure mechanisms and understanding their limits on silicon
• Bring in more circuit understanding into the RAM testing methods across RAM types, chips and processes and improve correlation in the long run
• Develop new methodologies using DFT infrastructure to analyze components of mis-correlation in logic and in/around RAM.
What we need to see:
• BSEE required/MS preferred in Electrical or Electronics Engineering with 8+ years experience; Prior leadership experience a certain plus.
• Good understanding of Design-for-test(DFT) and logic design is required.
• Must possess a solid understanding of DFT including scan, BIST, on-chip scan compression, fault models, ATPG, and fault simulation.
• Must have some experience in bringing up RTL/gate level simulation, writing testcase and debugging it.
• Basics of circuits and RAM functionality/architecture will be helpful.
• Experience in VLSI simulation tools like VCS etc
• Experience with pattern generation using tools such as tessent.
• Proficiency in scripting language, such as, Python, Perl, Tcl, Make and automation methods/algorithms would be good.
• Prior experience in STA and basic understanding of circuit concepts will help in the role.
• Post-Silicon data gathering experience is a plus.
NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and talented people in the world working for us. If you're creative, autonomous and love a challenge, we want to hear from you.
#LI-Hybrid
Apply on the employer's site
Original posting: jobs.nvidia.com
RISC-V ecosystem
NVIDIA Corporation in the RISC-V ecosystem
RISC-V International: Premier Board
Founded in 1993, NVIDIA is an AI computing company. The company is headquartered in Santa Clara, California.
- NVIDIA is bringing CUDA platform support to RISC-V, i.e. allowing a RISC-V CPU to host CUDA GPU applications
- Publicly credited the RVA23 profile as the enabler: "We wouldn't have considered porting CUDA to RISC-V without it"
- Active in RISC-V International profile/standards work and a frequent presence in RISC-V ecosystem coverage
Same employer
More roles at NVIDIA Corporation
Production Application Engineer, Enterprise
NVIDIA Corporation
Taiwan, Taipei, Taiwan, HsinchuFirmwareOct 29, 2026Architecture Energy Modeling Engineer
NVIDIA Corporation
China, ShanghaiRTL / HDLPhysical designSoC / ASICOct 29, 2026SAP SD Business Systems Analyst
NVIDIA Corporation
India, Pune, India, HyderabadOct 29, 2026Performance Engineering Intern, Deep Learning and HPC - 2027
NVIDIA Corporation
China, ShanghaiOct 29, 2026Performance Engineering Intern - 2027
NVIDIA Corporation
China, ShanghaiSoC / ASICOct 29, 2026PhD Researcher Intern, World Foundation Models
NVIDIA Corporation
Korea, SeoulOct 29, 2026