Lead PDN/EMIR Engineer
Overview
Skills named in this posting
- Python
Required Qualifications
• B.Tech/M.Tech in Electronics, Electrical Engineering, VLSI, or related field.
• 8+ years of experience in Physical Design, Power Integrity, or Signoff.
Key Responsibilities
Technical Skills:
• Own full-chip and subsystem-level PDN signoff for complex SoCs.
• Define PDN signoff criteria across project milestones.
• Drive power integrity closure for functional, DFT, LBIST, capture, and stress modes.
• Lead package-aware IR/EM analysis and chip-package co-optimization.
• Define and review power grid architecture, bump planning, power switch strategy, and decap methodology.
• Drive Vmin, peak EM, dynamic IR, and thermal-aware analysis.
Methodology & Innovation
• Develop next-generation PDN signoff methodologies.
• Automate PDN flows using TCL/Python/Shell.
• Improve runtime, capacity, dashboarding, and regression infrastructure.
• Collaborate with EDA vendors (Ansys/Cadence/Synopsys) for feature enhancements and tool debug.
• Establish best practices and reusable signoff frameworks across projects.
Cross-Functional Collaboration
• Work closely with Physical Design teams to drive PDN-aware floorplanning, placement, routing, and ECO solutions.
• Partner with DFT teams to optimize pattern power and capture-mode reliability.
• Collaborate with Package and Thermal teams on package RLC optimization and thermal correlation.
• Support silicon bring-up, debug, and correlation of pre-silicon versus post-silicon measurements.
Project Execution
• Provide technical risk assessment and mitigation plans.
• Drive closure of critical PDN hotspots with minimal PPA impact.
• Present signoff status to management and project stakeholders.
• Ensure on-time delivery for tapeout milestones.
• Lead reviews for high-risk blocks and top-level integrations.
People Leadership
• Mentor engineers and PDN owners across multiple projects.
• Define training content and technical roadmaps for the team.
• Lead technical reviews and establish signoff governance.
• Influence organizational PDN strategy and future technology direction.
#LI-DNI
Apply on the employer's site
Original posting: nxp.wd3.myworkdayjobs.com
RISC-V ecosystem
NXP Semiconductors Netherlands B.V. in the RISC-V ecosystem
RISC-V International: Strategic
NXP Semiconductors NV is American Dutch semiconductor manufacturer with dual headquarters in Eindhoven, Netherlands and Austin, Texas.
- NXP is putting RISC-V cores into its mainstream products: a Linux-capable RISC-V core was reported to debut on an NXP i.MX SoC
- Broad MCU/applications-processor vendor tracked in RISC-V market analyses alongside other incumbents
Same employer
More roles at NXP Semiconductors Netherlands B.V.
Service Operations Engineer
NXP Semiconductors Netherlands B.V.
BangkokSecurityOct 28, 2026Application Operations Engineer
NXP Semiconductors Netherlands B.V.
BangkokSecurityOct 28, 2026Principal System and Application Engineer
NXP Semiconductors Netherlands B.V.
CaenOct 28, 2026Senior System and Application engineer
NXP Semiconductors Netherlands B.V.
CaenOct 28, 2026System and Application Engineer F/M
NXP Semiconductors Netherlands B.V.
CataniaFirmwareOct 28, 2026Computer Vision & Robotics AI Software Engineer
NXP Semiconductors Netherlands B.V.
Sophia-Antipolis (Valbonne)FirmwareOct 28, 2026