Senior Design Engineer - Die-to-Die Interface
Overview
Skills named in this posting
- UCIe / chiplets
1. Develop Die-to-die and UCIe digital IP for HPC SOC.
2. Integration of D2D controller and PHY to timing closure and DFT.
3. Define interface specifications, creating comprehensive verification plans, and support integration and physical implementation.
4. Work closely with multiple teams such as mixed mode designers and Firmware engineers.
#LI-LYNN
Apply on the employer's site
Original posting: careers.mediatek.com
RISC-V ecosystem
MediaTek Inc in the RISC-V ecosystem
RISC-V International: Strategic
We make semiconductor technology for #Smartphone, #IoT, #Network as well as TV, Tablet, Blu-ray & many other devices.
- Named in coverage of RISE, the Linux Foundation Europe RISC-V Software Ecosystem project, and RISC-V edge-AI market analysis
- Listed on the landscape as a RISC-V International member
Same employer
More roles at MediaTek Inc
- CambourneSoC / ASICOct 27, 2026
- CambourneSoC / ASICOct 27, 2026
- HsinChuCompilersOct 27, 2026
专利工程师 MBJ20261029(工作地:北京)
MediaTek Inc
BeijingOct 27, 2026专利工程师MSZ20261028
MediaTek Inc
ShenzhenOct 27, 2026Product Marketing
MediaTek Inc
HsinChuOct 26, 2026