← Back to roles

Power Analysis and Optimization Engineer

NVIDIA Corporation

China, ShanghaiRTL / HDLVerificationPhysical designSoC / ASICPosted Mar 23, 2026
Apply on NVIDIA Corporation

Overview

Open roles
2,680
At this company
See all
Similar roles
3
Same title, 2 companies
Search
Added in 30 days
658
At this company, still open

Skills named in this posting

  • Low-power design (UPF)
  • C++
  • Python
Not only pursuing the outstanding chip performance, NVIDIA also keeps chasing for the power efficiency in every product. Perf-per-Watt is crucial to us. Power Analysis and Optimization Team is responsible for helping IP teams to define power targets with any architecture change or new added feature; to find power saving opportunities throughout the ASIC design process, starting from architecture define to the P&R stage; and to solve any potential power issues that might have negative impacts on functionality and performance. As a member of our team, you will work closely with IP Architects, ASIC Design/Verification Engineers, Physical Design team and many other teams to meet the pre-defined power targets. Your contributions will make each Nvidia GPU and SOC products be more energy efficient, achieve excellent Perf-per-Watt and maintain the competitive advantage in the market. What you'll be doing: • Understand Functionality, Architecture, Feature Algorithm and RTL implementation of IP design. • Create dedicated IP-level Power model for early power estimation, if any architecture change or new added feature needed. • Co-work with IP owner to define the power target with different workloads and application scenarios. • Use internal-developed power flow and analysis tools to look for power saving opportunities; drive IP owner to implement the fixes. • Explore new methodology to identify more wasted activities in the design and find solutions to save the power. • Develop automation flow to help improve the efficiency of power analysis. What we need to see: • MS with 1~3 years of experience or PhD in related fields. • Basic understanding of the concept of power and common low power design techniques. • Familiar with PTPX, PowerArtist and ASIC design flow including RTL coding, synthesis, P&R. • Strong coding skills, preferably in Python, C++, tcl script. • Good verbal/written English and communication skills. Ways to stand out from the crowd: • Low power design experience is a big plus. • Power Modeling/Analysis experience is a plus. We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.

Apply on the employer's site

Original posting: jobs.nvidia.com

Apply on NVIDIA Corporation

RISC-V ecosystem

NVIDIA Corporation in the RISC-V ecosystem

RISC-V International: Premier Board

Founded in 1993, NVIDIA is an AI computing company. The company is headquartered in Santa Clara, California.

  • NVIDIA is bringing CUDA platform support to RISC-V, i.e. allowing a RISC-V CPU to host CUDA GPU applications
  • Publicly credited the RVA23 profile as the enabler: "We wouldn't have considered porting CUDA to RISC-V without it"
  • Active in RISC-V International profile/standards work and a frequent presence in RISC-V ecosystem coverage

Same employer

View all 2,680