Software Engineer II: R&D Hardware Verification
BELO HORIZONTERTL / HDLVerificationKernel / LinuxFirmwarePosted Sep 29, 2026
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- Verilog
- VHDL
- Emulation
- Ethernet
- C++
- Python
- Tcl
- Linux kernel
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Cadence Design Systems Inc. is looking for a motivated Software Engineer II: R&D Hardware Verification to work with us in Belo Horizonte, Brazil.
At Cadence, we hire and develop leaders and innovators who want to impact the world of technology. Cadence has been nominated as a Great Place to Work globally and in Brazil and is also a Fortune 100 Best Companies to Work For.
As a Software Engineer II: R&D Hardware Verification, you will be part of HSV in the SVG group in Belo Horizonte, Brazil. The HSV group works with Palladium, the best HW Emulator in market. To understand more on what we do, you can visit Palladium website. Working at Cadence is very dynamic, fast-paced, and integrated with other teams all around the world.
Job Description:
• Development of Firmware for a highly parallel distributed system.
• Development, Testing, validation, deployment, debugging of Firmware of Palladium Emulation system.
• You will be part of Research and Development (R&D) to build, maintain our next generation Emulation system.
• Customer support and Creation of tools for debugging system failures is also part of job.
Requirements:
• Complete Computer Engineering or Bachelor’s in computer science/Computer Engineering with 2+ years’ experience in relevant field..
• Knowledge and experience with Object-oriented programming.
• Knowledge on advanced data structures and algorithms (graph algorithm + basics).
• Knowledge of C++/Python programming language.
• Knowledge of Linux Operating System.
• Knowledge with Unix environment management.
• Very good spoken and written English and Portuguese.
Nice to have:
• Master with Computer Science is a plus.
• Experience developing software using Perforce version control systems.
• Experience with scripting environments - Tcl and Python.
• Knowledge/Experience with simulation and/or emulation.
• Knowledge/Experience EDA and VLSI design, including Verilog and VHDL languages.
• Knowledge of Linux Kernel, Kernel drivers, Linux setup, Linux build.
• Knowledge of Agentic AI.
• Knowledge of Ethernet, InfiniBand and/or RoCE.
Additional Job Details:
• Employment category: CLT
• Employment term: 40 hours/week.
• Competitive benefits.
• Location: Av Contorno 5800, Belo Horizonte, Minas Gerais Brazil.
About Cadence Design Systems:
Cadence is the only company that provides the expertise and tools, IP, and hardware required for the entire electronics design chain, from chip design to chip packaging to boards and to systems. We enable electronic systems and semiconductor companies to create innovative products that transform the way people live, work, and play. Our products are used in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. For more information, access http://www.cadence.com.
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026