Lead Software Engineer
HSINCHUPosted Sep 21, 2026
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- C++
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
• Job Responsibilities:contribute to the development of the Virtuoso Heterogenous Integration product.deliver a smooth, intuitive, and high‑performance design environment to our customers worldwide allowing to create advanced multi-fabric systems.
• Job Requirements: Good foundations in C++ (structures, pointers, object‑oriented programming) Interest and/or experience in parallel and multi-thread programmingAbility to work in a team, learn quickly, and adapt to a demanding technical environment.Knowledge of the design of IC, PCB and System-In-Package would be a valuable plusKnowledge in the R/F design would also be a plus
• Job Qualifications:Graduate from an engineering school or university program in computer science or equivalent.Previous experience in C++ development is appreciated.Curiosity, rigor, creativity, and initiative.If you feel you don’t meet every point, we still encourage you to apply — enthusiasm and willingness to learn matter
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026