Layout Designer
NanjingPosted Sep 21, 2026
Overview
- Added in 30 days
- 679
- At this company, still open
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
工作内容:
- 负责模拟电路的版图设计、版图验证;
- 分析Foundry所提供的工艺流程和设计规则,理解所用工艺器件的平面和纵向结构;
- 与设计工程师充分沟通,确保完全理解设计对版图的要求。
要求:
微电子,半导体物理等本科及以上学历,有较好的集成电路工艺基础和模拟电路基础。 熟练使用Cadence virtuoso进行版图设计。 能主动积极完成各种版图设计任务。 很好的沟通能力和团队合作能力。
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026