Leader software engineer for jedai LLM-infra
SHANGHAIPosted Sep 21, 2026
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- C++
- Python
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
If you are an engineer who enjoys an exciting, fast-moving environment and daily technical challenges as much as we do, the Agentic AI team will be a great fit for you.
We are looking for an LLM/ML ops/developer who will be a key contributor in building a scalable and resilient data analytics/AI platform.
Key Qualifications
• Experience running and working with LLM/ML/big data, such as Langchain, NIM, Spark, etc.
• Experience working with and deploying containers and other microservice architectures
• Able to translate requirements into both high-level and detailed architectures
• Solid experience about architecture design, performance tuning
• In-depth understanding of data structures, algorithms, and distributed systems
• Development experience in Python, C++
• Solid understanding of database fundamentals, with high proficiency in SQL
• Enthusiastic, highly motivated, and able to work collaboratively
• In-depth understanding of various technologies and frameworks with ability to combine into practical solutions
Education & Experience
• BS degree in Computer Science or related field, 5+ years of industry experience
• MS degree in Computer Science or related field, 3+ years of industry experience
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026