← Back to roles

Senior Mixed Signal Design Engineer

NVIDIA Corporation

US, CA, Santa ClaraRTL / HDLPosted Mar 4, 2026
Apply on NVIDIA Corporation

Overview

Open roles
2,680
At this company
See all
Similar roles
25
Same title, 3 companies
Search
Added in 30 days
658
At this company, still open

Skills named in this posting

  • Verilog
  • Mixed-signal
  • SerDes
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. We are looking for a Senior Mixed-Signal/Analog/IO Circuit Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling challenge high-speed memory interface designs. What you'll be doing: • Mixed-Signal/Analog circuit build for High Speed Memory I/O Interfaces • Solve challenge of circuit development in deep submicron CMOS FinFET processes • Take designs through productization and be involved in all stages of development • Work with multi-functional teams to optimize the designs What we need to see: • BSEE or MSEE or equivalent experience as well as 8+ years of well-rounded high Speed memory (LPDDR, DDR, GDDR, HBM) or SerDes related design experience. • System level timing budgets, specs and analysis • In-depth understanding of deep submicron CMOS FinFET process and circuit design issues • Familiarity with device reliability, ESD and Latch-Up requirements • Lead layout development and understand all ESD/Latch-Up, reliability rules • Broad circuit design and implementation knowledge with significant depth • Working Knowledge of package substrate, board design and power delivery is a plus. • Strong background of Cadence custom design tools, various circuit simulators like Hspice, XA, FineSim, Spectre • Solid understanding of Verilog, Nanotime, Matlab is plus • Hands on with Lab test and measurement equipment is a plus With highly competitive salaries and a comprehensive benefits package, NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us, and, due to outstanding growth, our special engineering teams are growing fast. If you're a creative and autonomous professional with a genuine passion for technology, we want to hear from you! Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until March 8, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Apply on the employer's site

Original posting: jobs.nvidia.com

Apply on NVIDIA Corporation

RISC-V ecosystem

NVIDIA Corporation in the RISC-V ecosystem

RISC-V International: Premier Board

Founded in 1993, NVIDIA is an AI computing company. The company is headquartered in Santa Clara, California.

  • NVIDIA is bringing CUDA platform support to RISC-V, i.e. allowing a RISC-V CPU to host CUDA GPU applications
  • Publicly credited the RVA23 profile as the enabler: "We wouldn't have considered porting CUDA to RISC-V without it"
  • Active in RISC-V International profile/standards work and a frequent presence in RISC-V ecosystem coverage

Same employer

View all 2,680