Intern-Product Validation
SHANGHAIPosted Sep 21, 2026
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- Place and route
- Perl
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The Position Description are:
a) Assist in Cadence innovus development and validation.
b) Validate and maintain comprehensive hierarchical solution unit and flow test cases for Innovus Digital Implementation System.
c) Develop test suites of the new features of functional/flow solution.
The Position Requirements are:
a) MS in microelectronics, EE and related majors.
b) Digital IC design knowledge is necessary, statistic timing analysis knowledge is a strong plus.
c) Unix System knowledge, vi/TCL/TK/CSH/Perl will be plus.
d) Good communication in English and Chinese, good confidence and self-motivation.
**Prefer to work 3-4 days per week for 6+ months.
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026