Principal Product Engineer - Innovus+
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- Place and route
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Overall Description
We are seeking a Product Engineer to drive innovation in Cadence Innovus+ and our agentic AI platform integration. In this role, you will be at the forefront of enhancing the Innovus+ digital implementation tool with advanced agentic AI capabilities. You will focus on leveraging Innovus+ with our agentic AI platform to enhance product capabilities, support R&D initiatives, and deliver exceptional value to early-engagement customers. Your responsibilities will include developing agentic workflows that streamline design processes, providing technical support to resolve customer issues, and collaborating with cross-functional teams to continuously improve the integration and usability of the tool.
Minimum Requirements
• Bachelor's degree in Electrical Engineering or a closely related field
• 5+ years of hands-on experience with Innovus, Fusion Compiler, or IC Compiler II
• Strong understanding of digital implementation and signoff flows
• Excellent analytical and problem-solving skills
• Fluent verbal and written communication in English
Preferred Requirements
• 8+ years of professional experience in semiconductor design tools and flows
• Proven experience with 4nm or newer process technologies
• Strong knowledge of Large Language Models (LLMs) and artificial intelligence technologies
• Familiarity with agentic AI systems and their applications
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026