Product Validation Engineer II: Hardware Verification Quality Assurance (QA)
BELO HORIZONTERTL / HDLVerificationPosted Sep 24, 2026
Overview
- Added in 30 days
- 679
- At this company, still open
Skills named in this posting
- Verilog
- VHDL
- Emulation
- DFT
- C++
- Python
- Tcl
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Cadence Design Systems Inc. is looking for a motivated Product Validation Engineer II: Hardware Verification Quality Assurance (QA) to work with us in Belo Horizonte, Brazil.
At Cadence, we hire and develop leaders and innovators who want to impact the world of technology. Cadence has been nominated as a Great Place to Work globally and in Brazil and is also a Fortune 100 Best Companies to Work For.
As a Product Validation Engineer II: Hardware Verification Quality Assurance (QA), you will be part of ATPG/DFT and Fault Emulation team in the HSV group in Belo Horizonte, Brazil. The ATPG/DFT and Fault Emulation team works with Palladium, the industry leading Emulation platform based on our proprietary hardware.
Working at Cadence is very dynamic, fast-paced, and integrated with other teams all around the world.
Job Description:
• Design and execute software validation/test plans for the new features.
• Work closely with R&D team to debug, solve issues and improve test coverage.
• Develop tools and scripts for test generation, execution, result analysis, and reporting.
• Create and maintain test infrastructure on Linux systems.
• Work closely with the Validation team to support the release process.
Requirements:
• Complete bachelor’s in computer science or computer Engineering or equivalent experience.
• Experience with Software testing: 2 years
• Experience with EDA and VLSI design, including Verilog and VHDL languages.
• Experience with scripting environments - either Tcl or Python.
• Experience with Unix environment.
• Very good spoken and written English and Portuguese
Nice to have:
• Experience developing software using version control systems.
• Knowledge of C++ programming language.
• Knowledge of ISO26262.
• Knowledge about DFT/ATPG flows.
• Familiarity with Jenkins.
Additional Job Details:
• Employment category: CLT
• Employment term: 40 hours/week.
• Competitive benefits.
• Location: Av Contorno 5800, Belo Horizonte, Minas Gerais Brazil.
About Cadence Design Systems:
Cadence is the only company that provides the expertise and tools, IP, and hardware required for the entire electronics design chain, from chip design to chip packaging to boards and to systems. We enable electronic systems and semiconductor companies to create innovative products that transform the way people live, work, and play. Our products are used in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. For more information, access http://www.cadence.com
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Systems Engineer
Cadence Design Systems, Inc.
SHANGHAICompilersKernel / LinuxOct 28, 2026Sr Credit & Collections Analyst
Cadence Design Systems, Inc.
SHANGHAIOct 28, 2026Sr Principal Project Manager - AE
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICOct 28, 2026IT -Staff Systems Engineer - VM
Cadence Design Systems, Inc.
SHANGHAI 07Oct 28, 2026Software Engineer II: Hardware Job Scheduler R&D
Cadence Design Systems, Inc.
BELO HORIZONTERTL / HDLPhysical designSoC / ASICOct 28, 2026