The job board

Find work worth doing.

36,806 open roles across 332 companies · 4,247 added this week

Find your fit

Remote onlyReset filters

15,249 results · page 500 of 610 · dates: UTC

Senior Design Verification Engineer
SiFive
2026-07-31
Hsinchu, TaiwanRISC-VRTL / HDLVerificationCompilers2026-07-31
Design Verification Infrastructure Engineer - Software
SiFive
2026-07-31
Hsinchu, TaiwanRISC-VRTL / HDLVerification2026-07-31
Software Engineer - Platform Technologies
SiFive
2026-07-31
Austin, Texas, United StatesRISC-V2026-07-31
System Validation Engineer to Staff Engineer
SiFive
2026-07-31
Hsinchu, TaiwanRISC-VRTL / HDLVerificationSoC / ASIC2026-07-31
Senior Staff Engineer, Physical Design - NoC
SiFive
2026-07-31
Bengaluru, Karnataka, IndiaRISC-VRTL / HDLPhysical design2026-07-31
Staff Design Verification Engineer – Coherent Interconnect
SiFive
2026-07-31
Boston, Massachusetts, United StatesRISC-VRTL / HDLVerificationSoC / ASIC2026-07-31
Intern - Design Verification Infrastructure Engineer - Platform
SiFive
2026-07-31
Santa Clara, California, United StatesRISC-VRTL / HDLVerificationCompilers2026-07-31
Staff Design Verification Infrastructure Engineer - VIPs and Testbench
SiFive
2026-07-31
Bengaluru, Karnataka, IndiaRISC-VRTL / HDLVerification2026-07-31
Staff Design Verification Infrastructure Engineer - VIPs and Testbench
SiFive
2026-07-31
Bengaluru, Karnataka, IndiaRISC-VRTL / HDLVerification2026-07-31
Staff Design Verification Engineer
SiFive
2026-07-31
Hsinchu, TaiwanRISC-VVerification2026-07-31
Performance benchmarking and Infrastructure Engineer to Senior Engineer
SiFive
2026-07-31
Hsinchu, TaiwanRISC-VFirmwareFPGA2026-07-31
Lead Debug/Trace/Profiling Design Engineer
SiFive
2026-07-31
La Ciotat, FranceRISC-VRTL / HDLVerificationSoC / ASIC2026-07-31
Interconnect Design Engineer
SiFive
2026-07-31
Santa Clara, California, United StatesRISC-VRTL / HDLVerificationCompilers2026-07-31
Staff RTL Design Engineer - CPU LS/PF/MMU
SiFive
2026-07-31
Santa Clara, California, United StatesRISC-VRTL / HDLVerificationPhysical design2026-07-31
Staff Engineer, Physical Design - Cores
SiFive
2026-07-31
Bengaluru, Karnataka, IndiaRISC-VRTL / HDLPhysical design2026-07-31
Senior Staff Design Verification Engineer – Coherent Interconnect
SiFive
2026-07-31
Boston, Massachusetts, United StatesRISC-VRTL / HDLVerificationSoC / ASIC2026-07-31
Senior Staff Design Verification Engineer – Coherent Interconnect
SiFive
2026-07-31
Boston, Massachusetts, United StatesRISC-VRTL / HDLVerificationSoC / ASIC2026-07-31
Principal Interconnect Design Engineer
SiFive
2026-07-31
Santa Clara, CARISC-VRTL / HDLVerificationCompilers2026-07-31
Staff Engineer, Physical Design
SiFive
2026-07-31
Bengaluru, Karnataka, IndiaRISC-VRTL / HDLCompilersPhysical design2026-07-31
Staff Engineer, Physical Design
SiFive
2026-07-31
Bengaluru, Karnataka, IndiaRISC-VRTL / HDLCompilersPhysical design2026-07-31
Platform Technologies Language & Frontend Design Engineer
SiFive
2026-07-31
Santa Clara, California, United StatesRISC-VRTL / HDLVerificationCompilers2026-07-31
Senior Design Verification Infrastructure Engineer - VIPs and Testbench
SiFive
2026-07-31
Bengaluru, Karnataka, IndiaRISC-VRTL / HDLVerification2026-07-31
Principal Design Verification Engineer – CPU Core LSU
SiFive
2026-07-31
Austin, Texas, United StatesRISC-VRTL / HDLVerificationCompilers2026-07-31
Principal Design Verification Engineer – CPU Core Hardware Prefetch
SiFive
2026-07-31
Austin, Texas, United StatesRISC-VRTL / HDLVerificationCompilers2026-07-31
Principal Design Verification Engineer – CPU Core Frontend
SiFive
2026-07-31
Austin, Texas, United StatesRISC-VRTL / HDLVerificationCompilers2026-07-31