Intern - Design Engineering
Overview
- Added in 30 days
- 692
- At this company, still open
Skills named in this posting
- PCIe
- UCIe / chiplets
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
About the team:
Our team deliver many high-performance products based on the industry’s advanced technology with high frequencies up to 6400MHz. Our product processes include TSMC 3nm/5nm/7nm/12nm and Samsung 4nm/5nm/7nm/8nm/10nm, etc. In the team you will face great challenges such as FP, CTS, STA, etc. At the same time, you will get rich experience and advanced methodology.
Focus on high speed digital DDR and HBM/UCIe/PCIe/eUSB IPs physical implementation, develop necessary scripts or tools to enhance current PD design flow. Work in product projects, including but not limited to: complete the project tasks; solve design issue and provide flow to check and avoid similar issue; analyze and summarize PPA optimization methodologies and results, implement optimal design parameters and flows for different projects.
实习 - 数字后端工程师 (工作地点:上海)
职位描述:
(1)芯片物理设计, 后端布局布线,STA,物理验证等。
(2)团队合作,负责电路后端设计及交付,设计质量和进度控制
职位需求:
(1)微电子,电子工程硕士以上学历
(2)较强的问题分析以及团队合作能力
(3)较强的中英文口语沟通及写作能力
(4)熟悉数字后端工具
(5)积极主动, 有责任心
**每周可以工作至少3天,实习期6-8个月
We’re doing work that matters. Help us solve what others can’t.
Apply on the employer's site
Original posting: cadence.wd1.myworkdayjobs.com
RISC-V ecosystem
Cadence Design Systems, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
Cadence is a leading provider of EDA and semiconductor IP.
- EDA vendor active in RISC-V: supported NSITEXE (with Imperas) in developing RISC-V vector processor IP for automotive AI
- Publishes RISC-V ecosystem commentary ("The State of the RISC-V Union", Paul McLellan) and RISC-V verification/emulation flows
Same employer
More roles at Cadence Design Systems, Inc.
Software Engineer II
Cadence Design Systems, Inc.
SAN JOSERTL / HDLPhysical designNov 6, 2026Software Engineer II
Cadence Design Systems, Inc.
SAN JOSERTL / HDLPhysical designNov 6, 2026Principal Software Engineer
Cadence Design Systems, Inc.
HSINCHUNov 6, 2026RTL2GDS IC Design Engineer Architect
Cadence Design Systems, Inc.
SAN JOSERTL / HDLCompilersPhysical designNov 6, 2026Lead Design Engineer
Cadence Design Systems, Inc.
SHANGHAI 07RTL / HDLFirmwareSoC / ASICNov 5, 2026Sr Principal Design Engineer (Virtual Solution)
Cadence Design Systems, Inc.
SHANGHAIRTL / HDLVerificationSoC / ASICNov 5, 2026