← Back to roles

Senior Application Engineer – Physical Design

Synopsys

Ho Chi Minh City, VietnamCompilersPhysical designSoC / ASICPosted Oct 10, 2026
Apply on Synopsys

Overview

Open roles
405
At this company
See all
Similar roles
75
Same title, 16 companies
Search
Added in 30 days
330
At this company, still open

Skills named in this posting

  • STA
  • Place and route
  • Python
  • Tcl
  • Perl
Senior Application Engineer – Physical Design We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, IP integration, and simulation and analysis, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. Job Description: Provide technical support and engineering solutions for advanced Physical Design implementation flows, helping customers successfully deploy leading-edge EDA technologies. Work closely with semiconductor customers to debug, optimize, and improve Physical Design methodologies across the design cycle. Collaborate with worldwide Application Engineers and R&D teams to reproduce customer issues, analyze root causes, and deliver timely solutions. Drive technical engagements involving floorplanning, placement, optimization, CTS, routing, timing closure, and PPA improvement. Conduct technical presentations, customer trainings, methodology reviews, and knowledge-sharing sessions. Support adoption of Synopsys Physical Design solutions including Fusion Compiler, ICC2, and related implementation technologies. Key Skills & Experience: • 3+ years of experience in ASIC Physical Design, Design Implementation, or Application Engineering. • Strong hands-on experience with Synopsys Fusion Compiler and/or IC Compiler II (ICC2). • Solid understanding of Physical Design methodologies including Floorplanning, Placement, CTS, Routing, Timing Closure, DRC/LVS Closure, and PPA optimization. • Good knowledge of STA, extraction, physical verification, and signoff methodologies. • Experience with PrimeTime (PT), StarRC, IC Validator (ICV), DSO.ai, or AI-driven optimization technologies is a plus. • Familiarity with Tcl, Perl, Python, or Shell scripting. • Strong debugging, problem-solving, and customer-facing skills. • Excellent communication skills in English. • Passion for solving complex Physical Design challenges and enabling customer success.

Apply on the employer's site

Original posting: careers.synopsys.com

Apply on Synopsys

RISC-V ecosystem

Synopsys in the RISC-V ecosystem

Synopsys makes chip design software and processor IP, including ARC-V RISC-V cores. It acquired Intrinsic ID in 2024.

  • Security-IP (PUF/authentication) supplier active in the RISC-V ecosystem, incl. RISC-V Foundation showcases at Embedded World
  • Associated with RISC-V side-channel mitigation research (XDIVINSA instruction diversification)

Same employer

View all 405