Senior Verification Engineer
Overview
- Added in 30 days
- 7
- At this company, still open
Skills named in this posting
- UVM
Our RTL team delivers efficient ASIC and FPGA implementations of advanced communications algorithms, working across IP development, integration and verification. To support this work, we are looking for a Senior Verification Engineer to support the complete UVM verification of Accelercomm IP.
Purpose
Responsible for verification of RTL implementations for advanced wireless communications IP and modem subsystems, ensuring designs meet functional, performance and quality requirements prior to FPGA deployment and ASIC tape-out.
Apply on the employer's site
Original posting: accelercomm.pinpointhq.com
RISC-V ecosystem
Accelercom in the RISC-V ecosystem
5G physical layer for high-performance networks · RF · UK · founded 2016
Same employer
More roles at Accelercom
Senior Verification Engineer
Accelercom
West Coast, United StatesRTL / HDLVerificationSoC / ASICOct 14, 2026Principal System Architect
Accelercom
Southampton, UKSoC / ASICFPGAOct 10, 2026Senior System Architect
Accelercom
Southampton, UKSoC / ASICFPGAOct 10, 2026Senior Verification Engineer
Accelercom
Bristol, UKRTL / HDLVerificationSoC / ASICOct 9, 2026Design Team Leader
Accelercom
Bristol, UKOct 5, 2026Design Team Leader
Accelercom
Cambridge, UKOct 5, 2026