← Back to roles

Senior Software Engineer

RaiderChip

On-Site (Solares, Spain) • Full-timeRequirements: • Mandatory expert-level Python and C • Minimum 8 years of professional software development experience • Design, implement, and maintain high-quality software components • Write efficient, clean, and maintainable code • Collaborate with hardware and systems teams • Ability to work independently and deliver reliablyPosted Oct 20, 2026
Apply on RaiderChip

Overview

Open roles
5
At this company
See all
Similar roles
1,150
Same title, 94 companies
Search
Added in 30 days
5
At this company, still open

No description was captured for this role. Open the original posting for the full details.

Apply on the employer's site

Original posting: raiderchip.ai

Apply on RaiderChip

RISC-V ecosystem

RaiderChip in the RISC-V ecosystem

AI hardware · AI · ES · founded 2024

Same employer

View all 5
  • On-Site (Solares, Spain) • Full-timeRequirements: • Mandatory expert-level Python and C • Senior profile with >10 years of professional software experience • Lead and mentor a team of software engineers • Maintain hands-on involvement in coding and architecture • Enforce code quality, best practices, and technical standards • Review designs, pull requests, and critical implementations • Proven ability to balance leadership and deep technical workOct 20, 2026
  • On-Site (Solares, Spain) • Full-timeRequirements: • Own the technical oversight of ASIC back-end executed by design service partners • Review, challenge, and validate P&R, timing closure, DRC/LVS, and sign-off results • Define and review backend constraints and deliverables • Strong understanding of physical design flows and trade-offs • Working experience with Synopsys tools • Proven experience with full ASIC tapeouts (strong plus)SoC / ASICOct 20, 2026
  • On-Site (Solares, Spain) • Full-timeRequirements: • Develop and execute comprehensive verification strategies for ASIC designs • Create simulation environments to aggressively validate functionality • Leverage existing FPGA-proven designs as reference and validation baseline • Strong experience with RTL simulation and verification methodologies • Working experience with Synopsys toolsVerificationSoC / ASICOct 20, 2026
  • On-Site (Solares, Spain) • Full-timeRequirements: • Use FPGA emulation to stress, debug, and validate ASIC-designs • Leverage long-running, proven FPGA prototypes as functional reference • Validate functionality through SW simulation and HW emulation • Collaborate closely with ASIC frontend and verification engineers • Drive issue detection, root-cause analysis, and fix validation • Strong experience with RTL simulation and FPGA toolchains (AMD/Xilinx)FPGAOct 20, 2026