Physically Interpretable Power, Capacitance, and Power-Density Modeling for Future GPU Architectures
Overview
Modern GPU power models can accurately predict total power consumption, but they often provide limited insight into the underlying physical mechanisms responsible for power dissipation. This internship aims to bridge the gap between performance-counter-based power estimation and physically meaningful architecture characterization. The student will investigate how workload activity, voltage-frequency operating points, and architectural resources contribute to power consumption, and will develop methodologies to separate activity factors from technology-dependent parameters such as effective capacitance. The work will include feature analysis, DVFS-aware modeling, validation using architectural or RTL-level information, and the development of block-level power and power-density models. The ultimate goal is to establish a framework that not only predicts power accurately, but also supports technology-scaling studies, thermal analysis, power-density estimation, and future architecture exploration. Type of internship : Master internship, PhD internship Duration : 4-6 months Required educational background : Computer Science, Electrotechnics/Electrical Engineering Supervising scientist(s) : For further information or for application, please contact Katayoon Basharkhah ( Katayoon.Basharkhah@imec.be ) The reference code for this position is 2026-INT-303 . Mention this reference code in your application. Imec allowance will be provided for students studying at a non-Belgian university. Applications should include the following information: resume motivation current study Incomplete applications will not be considered
Apply on the employer's site
Original posting: imec-int.com
RISC-V ecosystem
imec in the RISC-V ecosystem
RISC-V International: Community
Interuniversity Microelectronics Centre is an international research & development organization, active in the fields of nanoelectronics and digital technologies.
- RISC-V research/design: system-level integration of a digital AI accelerator with RISC-V
- Participates in RISC-V automotive and space-chip ecosystem work
Same employer
More roles at imec
- Research & development - LeuvenOct 28, 2026
- Research & development - EindhovenOct 28, 2026
- Engineering - LeuvenOct 28, 2026
- Research & development - LeuvenOct 28, 2026
- Engineering - DohaRTL / HDLPhysical designSoC / ASICOct 27, 2026
- Computer and IT - Gent ZwijnaardeOct 27, 2026