Senior/Staff Digital Design Engineer
Overview
Skills named in this posting
- Microarchitecture
Focus on analog/digital mixed IP and Chip design&implementation. The engineers need to act as a strong team member and contributor, who also need to collaborate with analog team and backend team.
• Define IP block spec and micro-architecture.
• Be in charge of RTL-coding, simulation, synthesis and related F.E flow, support B.E to closure, and support silicon debugging.
• Be in charge of subsys or chip integration and implementation.
• Analyze and Optimize for PPA.
Apply on the employer's site
Original posting: verisilicon.com
RISC-V ecosystem
VeriSilicon, Inc. in the RISC-V ecosystem
RISC-V International: Strategic
VeriSilicon is a Silicon Platform as a Service company that provides world class SoC and SiP solutions and a leading IP provider with IP portfolios address markets including mobile internet devices, datacenters, the Internet of Things (IoT), automotive, industrial, and medical electronics.
- VeriSilicon supplies the GPU, ISP and display IP that RISC-V SoCs integrate, plus custom silicon services
- Its display processor IP was adopted in StarFive's RISC-V based JH-7110 vision platform
- Canaan's RISC-V edge AIoT SoC adopted VeriSilicon ISP and GPU IPs, and its embedded GPU IP powers HPMicro's HPM6800 RISC-V MCU series
Same employer
More roles at VeriSilicon, Inc.
Office Administrator
VeriSilicon, Inc.
Feb 23, 2026Embedded Systems Engineer
VeriSilicon, Inc.
FirmwareAug 22, 2025- SoC / ASICJun 3, 2025
- Feb 21, 2024
采购专员(晶圆&FA方向)
VeriSilicon, Inc.
Feb 21, 2024- Feb 21, 2024