Principal Design Engineer
Cadence Design Systems, Inc.
AUSTINRTL / HDLVerificationSoC / ASIC2026-10-02
Loading roles
The job board
Find work worth doing.
36,373 open roles across 332 companies · 4,120 added this week
926 results · page 11 of 38 · dates: UTC
Principal Design Engineer
Cadence Design Systems, Inc.
AUSTINRTL / HDLVerificationSoC / ASIC2026-10-02Principal Design Engineer
Cadence Design Systems, Inc.
DUBLINRTL / HDLVerificationSoC / ASIC2026-10-02Principal Software Engineer
Cadence Design Systems, Inc.
HSINCHUPhysical design2026-10-02Lead Full Chip Floorplan Design Engineer
Advanced Micro Devices (AMD)
Bangalore, IndiaRTL / HDLPhysical designSoC / ASIC2026-10-01Senior Principal Engineer - Digital Design
Infineon Technologies AG
Bangalore BTPRTL / HDLFirmwarePhysical designSoC / ASIC2026-10-01- US-TX-MCKINNEY-513WD ~ 2501 W University Dr ~ WING D BLDG2026-10-01
Sr Principal Software Engineer, Innovus — Physical Synthesis & Optimization
Cadence Design Systems, Inc.
SAN JOSEPhysical design2026-10-01Principal Product Engineer
Cadence Design Systems, Inc.
ZHUBEI 01Physical design2026-10-01Principal GPU Hardware Design Engineer
Imagination Technologies Group Ltd.
Kings Langley UK, Bristol UKRTL / HDLVerificationPhysical designSoC / ASIC2026-10-01Principal Engineer Design
Infineon Technologies AG
BangaloreRTL / HDLPhysical designSoC / ASIC2026-09-30Principal Engineer Design-Synthesis, LEC & CLP
Infineon Technologies AG
Bangalore BTPRTL / HDLPhysical designSoC / ASIC2026-09-30Principal Engineer, Mixed Signal Design Engineering
Analog Devices, Inc.
US, AZ, Chandler, East Elliot2026-09-30Senior IP Design Engineer
NXP Semiconductors Netherlands B.V.
BangaloreRTL / HDLVerificationSoC / ASIC2026-09-30Principal Physical Design Engineer
NXP Semiconductors Netherlands B.V.
Austin (Oakhill, Office)RTL / HDLPhysical designSoC / ASIC2026-09-30Serdes IP Design Engineer
Synopsys
Wuhan, ChinaRTL / HDLPhysical designSoC / ASIC2026-09-30Senior IP Design Verification Engineer
Microsoft Corporation
United States, Oregon, Hillsboro, United States, Texas, Austin, United States, California, Mountain View, United States, Washington, RedmondRTL / HDLVerification2026-09-29Principal Design Verification Engineer
Microsoft Corporation
United States, Texas, Austin, United States, Washington, Redmond, United States, North Carolina, Raleigh, United States, Oregon, Hillsboro, United States, Idaho, Boise, United States, Texas, Austin, United States, California, Mountain ViewRTL / HDLVerificationSoC / ASIC2026-09-29- SingaporeSoC / ASIC2026-09-29
- US-MA-TEWKSBURY-TB1 ~ 50 Apple Hill Dr ~ ASSABET BLDGRTL / HDLPhysical designFPGA2026-09-29
Principal Digital Design Engineer
NXP Semiconductors Netherlands B.V.
GlasgowRISC-VRTL / HDLPhysical design2026-09-29Principal Engineer, Digital Design Engineering
Analog Devices, Inc.
India, Bangalore, RMZRTL / HDLPhysical designSoC / ASIC2026-09-29Design Verification Engineer- Senior / Principal
Microsoft Corporation
India, Multiple Locations, Multiple LocationsRTL / HDLVerificationSoC / ASIC2026-09-29Principal Engineer, Design Verification Engineering
Analog Devices, Inc.
India, Bangalore, RMZRISC-VRTL / HDLVerificationFirmware2026-09-29Sr Engineer Design
MIPS Tech LLC.
Bangalore, Karnataka, IndiaRTL / HDLPhysical designSoC / ASIC2026-09-29
