The job board
Find work worth doing. 36,250 open roles across 332 companies · 4,297 added this week
4,415 results · page 20 of 177 · dates: UTC
South Korea RISC-V RTL / HDL Compilers Physical design 2026-10-20
SS Shanghai StarFive Semiconductor Co., Ltd.
上海、成都 Verification SoC / ASIC 2026-10-20
SS Shanghai StarFive Semiconductor Co., Ltd.
上海、成都 RISC-V Verification SoC / ASIC 2026-10-20
SS Shanghai StarFive Semiconductor Co., Ltd.
上海 RISC-V Physical design SoC / ASIC 2026-10-20
SS Shanghai StarFive Semiconductor Co., Ltd.
上海、成都 RTL / HDL SoC / ASIC FPGA 2026-10-20
SS Shanghai StarFive Semiconductor Co., Ltd.
上海、成都、顺德 RISC-V Kernel / Linux SoC / ASIC 2026-10-20
SS Shanghai StarFive Semiconductor Co., Ltd.
上海、成都、顺德 RISC-V Kernel / Linux SoC / ASIC 2026-10-20
SS Shanghai StarFive Semiconductor Co., Ltd.
成都 RISC-V Firmware SoC / ASIC 2026-10-20
Hybrid,
Bengaluru RISC-V Physical design SoC / ASIC 2026-10-20
London,
Bristol,
Hybrid RISC-V RTL / HDL Physical design SoC / ASIC 2026-10-20
London,
Bristol,
Hybrid RISC-V RTL / HDL Physical design SoC / ASIC 2026-10-20
London,
Bristol,
Hybrid RISC-V Physical design SoC / ASIC 2026-10-20
London,
Bristol,
Hybrid RISC-V Physical design SoC / ASIC 2026-10-20
London,
Bristol,
Hybrid RISC-V Verification SoC / ASIC 2026-10-20
London,
Bristol,
Hybrid RISC-V RTL / HDL Physical design SoC / ASIC 2026-10-20
London,
Bristol,
Hybrid RISC-V RTL / HDL Physical design SoC / ASIC 2026-10-20
上海 SoC / ASIC 2026-10-20
上海 SoC / ASIC FPGA 2026-10-20
上海 RTL / HDL SoC / ASIC FPGA 2026-10-20
SoC / ASIC 2026-10-20
SoC / ASIC 2026-10-20
On-Site (Solares, Spain) • Full-timeRequirements:
• Own the technical oversight of ASIC back-end executed by design service partners
• Review, challenge, and validate P&R, timing closure, DRC/LVS, and sign-off results
• Define and review backend constraints and deliverables
• Strong understanding of physical design flows and trade-offs
• Working experience with Synopsys tools
• Proven experience with full ASIC tapeouts (strong plus) SoC / ASIC 2026-10-20
On-Site (Solares, Spain) • Full-timeRequirements:
• Develop and execute comprehensive verification strategies for ASIC designs
• Create simulation environments to aggressively validate functionality
• Leverage existing FPGA-proven designs as reference and validation baseline
• Strong experience with RTL simulation and verification methodologies
• Working experience with Synopsys tools Verification SoC / ASIC 2026-10-20
Trondheim SoC / ASIC 2026-10-20
Bristol, Stockholm, Tampere Physical design SoC / ASIC 2026-10-20
← Previous 20 / 177 Next →