2027 Campus_Design Verification Engineer
MediaTek Inc
HsinChuVerification2026-09-03
Loading roles
The job board
Find work worth doing.
36,303 open roles across 332 companies · 4,145 added this week
293 results · page 3 of 12 · dates: UTC
2027 Campus_Digital IC Design Engineer
MediaTek Inc
HsinChu2026-09-03- Singapore2026-09-03
Physical Verification Sign-off Engineer
MediaTek Inc
SingaporePhysical design2026-09-032027 Campus_Physical Design Engineer
MediaTek Inc
HsinChu2026-09-032027 Campus_Digital Circuit Design Engineer
MediaTek Inc
HsinChu2026-09-032027 Campus_Communication IC Design Engineer
MediaTek Inc
HsinChu2026-09-03Senior Photonics IC Design Engineer
MediaTek Inc
Irvine, CA2026-09-02AI EDA Engineer
MediaTek Inc
HsinChuPhysical design2026-09-01Senior Chip Design Verification Engineer
NVIDIA Corporation
Israel, Tel AvivRTL / HDLVerification2026-08-31Chip Design Verification Engineer
NVIDIA Corporation
Israel, Tel AvivRTL / HDLVerification2026-08-30ASIC Chip Design Lead
Eridu AI
Saratoga, CASoC / ASIC2026-08-30SoC Design Verification Engineer – Open Chiplet Atlas (Experienced)
bos semiconductors
VerificationSoC / ASIC2026-08-30- Full-time · On-site · San Jose, CA · Austin, TX or Taiwan2026-08-30
- Full-time · On-site · San Jose, CA or Hsinchu, Taiwan2026-08-30
Senior Technical Staff Engineer - Validation (System Design)
Microchip Technology Inc.
San Jose, CA, usRTL / HDLFirmwareFPGA2026-08-27Sr Tech Staff Engineer - Design (Signal & Power Integrity)
Microchip Technology Inc.
San Jose, CA, usFPGA2026-08-27Technical Staff Engineer - Design (FPGA Fabric)
Microchip Technology Inc.
San Jose, CA, usRTL / HDLFPGA2026-08-27[2027 Campus Hire] Full Custom Layout Engineer
MediaTek Inc
SingaporePhysical design2026-08-263D Memory Chip Architect and Design, Principal Engineer
Qualcomm Technologies, Inc.
San Diego, California, United States of AmericaRTL / HDLPhysical designSoC / ASIC2026-08-26ASIC Engineering Intern, Networking Chip Design - 2027
NVIDIA Corporation
China, ShanghaiRTL / HDLVerificationSoC / ASIC2026-08-25Principal Chip Lead, Silicon Co-Design Group
NVIDIA Corporation
US, CA, Santa ClaraSoC / ASIC2026-08-25[2027 Campus Hire] NPU Physical Design Engineer
MediaTek Inc
SingaporePhysical design2026-08-24- HsinChuRTL / HDLPhysical design2026-08-24
[2027 Campus Hire] CPU Design Engineer
MediaTek Inc
SingaporeRTL / HDLVerification2026-08-24
