← Back to roles

Staff Formal Verification Engineer

Axiomise

Hemel HempsteadRISC-VRTL / HDLVerificationpermanentPosted Apr 20, 2026
Apply on Axiomise

Overview

Open roles
4
At this company
See all
Similar roles
32
Same title, 14 companies
Search

Skills named in this posting

  • SystemVerilog
  • Verilog
  • VHDL
  • Formal verification
  • SVA
  • x86
  • Python
  • Tcl
Job overview This role involves defining organization-wide formal verification methodologies, influencing architecture decisions for verification efficiency, leading complex debug efforts, and mentoring engineers at all levels. The Staff Engineer is responsible for aligning formal verification practices with business objectives and technological advances. Beyond the technical work, you will have line management responsibilities and middle management involvement – where you would lead project delivery and development of individuals in your team. Responsibilities: • Lead formal verification strategy across multiple projects, aligning methodologies with architectural and business goals. • Architect scalable formal frameworks and reusable verification IP to enable efficient, high-quality verification at scale. • Lead complex formal analysis to ensure exhaustive coverage of critical properties, safety requirements, and corner cases. • Own resolution of the most challenging verification issues, providing deep technical guidance across design and verification teams. • Oversee equivalence checking, verification planning, and coverage closure for large or high-risk designs. • Mentor engineers and champion best practices, while advancing verification flows, automation, and tool adoption across the organisation. Requirements: Education Bachelors/Masters/Doctorate in EEE/ECE/CS/Maths/Physics Technical Skills: Linux/Unix Verilog/ SystemVerilog /VHDL Digital design Open-source projects in design/verification RISC-V/Arm/x86/MIPS SVA/PSL/Theorem proving Tcl/Python/Bash Soft Skills Problem solving Ownership Autonomy Team spirit Attention to details Language skills: English Experience: 9-12 years of relevant design/verification experience 11 - 14 years of non-design/verification experience >4 years of FV experience at least 1 project experience where autonomously run large scale projects (>6 months) Right to work: We provide sponsorship for exceptional candidates, upon conditional terms and conditions. In Return: You’ll apply your formal verification expertise to technologies that shape and support millions of devices for years to come. This role gives you the opportunity to step into a field where you can grow your technical leadership and impact.

Apply on the employer's site

Original posting: axiomise.jobs.personio.de

Apply on Axiomise

RISC-V ecosystem

Axiomise in the RISC-V ecosystem

RISC-V International: Strategic

Axiomise offers cutting edge formal verification training, consulting, and services dedicated to enabling formal for all design verification.

  • Formal-verification specialists; site lists Axiomise as sponsor of RISC-V Summit North America
  • Active in RISC-V verification ecosystem; no further RISC-V detail on the homepage

Same employer

View all 4