← Back to roles

Senior Formal Verification Engineer

Axiomise

Hemel HempsteadRISC-VRTL / HDLVerificationSoC / ASICpermanentPosted Apr 20, 2026
Apply on Axiomise

Overview

Open roles
4
At this company
See all
Similar roles
32
Same title, 14 companies
Search

Skills named in this posting

  • SystemVerilog
  • Verilog
  • VHDL
  • Formal verification
  • SVA
  • x86
  • Python
  • Tcl
Job overview This role involves leading technical decision-making, mentoring engineers at all levels, collaborating with cross-functional teams, and contributing to the development of formal verification methodologies. Your typical day would involve building cutting-edge formal verification testbench environments to find bugs and build proofs of bug absence in SoCs containing processors, video/GPUs, networking, AI/ML designs. Beyond the technical work, you will have line management responsibilities – where you would drive delivery and development of individuals in your team. Responsibilities: • Drive formal verification strategy, defining methodologies and driving adoption across complex RTL designs. • Architect and oversee scalable formal environments, including advanced assertion development and reusable frameworks. • Drive deep formal analysis to achieve exhaustive coverage of critical design properties and corner cases. • Own debug and root-cause analysis of complex failures, guiding resolution across cross-functional teams. • Lead equivalence checking, verification planning, and coverage closure for high-impact projects. • Mentor junior engineers and influence best practices, while improving verification flows, automation, and tool utilization. Requirements: Education Bachelors/Masters/Doctorate in EEE/ECE/CS/Maths/Physics Technical Skills: Linux/Unix Verilog/ SystemVerilog /VHDL Digital design Open-source projects in design/verification RISC-V/Arm/x86/MIPS SVA/PSL/Theorem proving Tcl/Python/Bash Soft Skills: Problem solving Ownership Autonomy Team spirit Attention to details Language skills: English Experience: 4-8 years of relevant design/verification experience 5-10 years of non-design/verification experience >2 years of FV experience Delivery experience: ability to autonomously execute middle scale projects (3 - 6 months) Right to work: We provide sponsorship for exceptional candidates, upon conditional terms and conditions. In Return: You’ll apply your formal verification expertise to technologies that shape and support millions of devices for years to come. This role gives you the opportunity to step into a field where you can grow your technical leadership and impact.

Apply on the employer's site

Original posting: axiomise.jobs.personio.de

Apply on Axiomise

RISC-V ecosystem

Axiomise in the RISC-V ecosystem

RISC-V International: Strategic

Axiomise offers cutting edge formal verification training, consulting, and services dedicated to enabling formal for all design verification.

  • Formal-verification specialists; site lists Axiomise as sponsor of RISC-V Summit North America
  • Active in RISC-V verification ecosystem; no further RISC-V detail on the homepage

Same employer

View all 4